



















S.J. Aspin, B.Sc.(hons.} 
DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING 
SEPTEMBER 1986 
Submitted to the University of cape Town in partial fulfilment 




















The copyright of this thesis vests in the author. No 
quotation from it or information derived from it is to be 
published without full acknowledgement of the source. 
The thesis is to be used for private study or non-
commercial research purposes only. 
 
Published by the University of Cape Town (UCT) in terms 
of the non-exclusive license granted to UCT by the author. 
 
ACKNOWLEDGEMENTS 
The author wishes to acknowledge the inspiration of Professor 
Hugh Bradlow who supervised this thesis. Sincere thanks are 
also due to Mr. Ventura for his valuable interest, encouragement 
and assistance. 
The author is indebted to the Post Office for providing the 
topic for this research project. 
This thesis was partially funded by the Council for Scientific 
and Industrial Research (CSIR). 
i 
ABSTRACT 
Due to the lower cost and error free data transmission 
capabilities offered by packet switching, numerous countries 
have installed national packet switched networks. The South 
African packet network, SAPONET-P, became operational in 1982 
and has been growing rapidly, creating a need for network test 
equipment. This thesis describes the design of a high speed 
traffic generator which can be used to test and monitor the 
throughput capabilities of equipment or part of the network as a 
whole. 
To meet the main requirement of the traffic generator, that it 
should support a number of high speed X.25 lines, a multi-
processor architecture was chosen to cope with the high data 
throughput. An IBM PC was used as the base system, with 
several specially designed X.25 cards being installed in its 
expansion slots. The major part of the work done was on the 
design and development of the X.25 cards, each of which provides 
two high speed (64 Kbps) X.25 links. 
In order to achieve this throughput, the card uses three 
processors coupled on a local bus to a 256K multi-port memory. 
Two WD25ll processors implement the link level of the X.25 
packet switching protocol (LAPB), with the required software 
being micro-encoded on the chip. An 8088 processor, the same as 
is used in the PC, . implements the packet level, the traffic 
generator and overall control of the card. Extensive use was 
made of programmable array logic (PAL) devices to implement the 
system logic required. 
,'' 
All programs for the traffic generator are written in the modern 
and powerful c language which is ideally suited to the 
application. The software was written in a modular fashion with 
the various modules being linked together by means of a set of 
common data structures. Use was made of packet buffers and job 
queueing to allow the traffic generator to cope with very high 
peak data rates. As well as programs for the X.25 cards, a 
monitor program runs on the PC and allows the· user to view 
statistics screens and modify the traffic generator 
configuration. 
While primarily designed for the,traffic generator application, 
the X.25 card may also be configured for a variety of other 
networking applications. By substituting a local area network 
(LAN) processor for the X.25 one, the card can be used as a low 
cost network card or as a network file server. The card can 
also be configured to provide a low cost means of connecting a 
PC based workstation to the packet switching network. As all . 
programs are downloaded onto the cards from the PC, it is 
relatively easy to modify or upgrade the software. Thus while 
meeting the original project requirements, the traffic generator 
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INTRODUCTION CHAPTER 1: 1 
INTRODUCTION 
This thesis describes the design of a very high speed X. 25 
traffic generator. ·It is to be used to test the throughput 
capabilities of X.25 switching nodes and equipment in the South 
African X.25 packet switching network (SAPONET). This chapter 
introduces the concepts and uses of packet switching and the 
x. 25 protocol and describes the applications of the traffic 
generator. 
Digital electronics is a very new and rapidly evolving 
technology which really started with the invention of the 
transistor by Shockly and associates at the Bell telephone 
laboratories in 1948. In 1959 Texas Instruments unveiled the 
first integrated circuit and in 1971 Intel introduced the first 
single chip micro-processor, the 4004. Since then micro-
computers have quickly become part of everyday life, from robots 
at street intersections to computerized banking systems. 
With the flourishing of computers, it soon became necessary to 
connect them together. This involves both linking together 
computers in a building in order to share resources (printers, 
data bases etc.,) and linking computers on a country wide scale. 
For example, if a Capetonian draws money from an autobank teller 
in Johannesburg, the transaction would have to be report~d to 
the computer where the account is kept, e.g., in Cape Town. 
Clearly a low cost reliable communications media is required to 
link the computers together. 
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The obvious communications media to use is the telephone system 
with the telephone handset being replaced by a modem. However, 
due to its analog nature, the telephone system is not ideal for 
computer use - it is noisy, only permits low data transfer rates 
and for long distance calls it is expensive. 
These inadequacies led to the development of digital packet 
switching networks, which allow numerous users to transfer data 
over the same physical 1 connection, thereby using it efficiently. 
Today, with the continuing relative decline in computer 
processing cost, there is a worldwide trend towards digital 
switching and transmission of voice as well as data. Research 
is also being done to adapt packet switching networks for use 
with voice. 
For long distances voice and data are transmitted by means of 
expensive microwave links. Packet switching allows such 
links to be used more efficiently. 
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1.1 Packet switching and the X.25 Protocol: 
In the early seventies several experimental computer networks 
were set up to investigate means of providing cheap reliable 
digital communication. The most notable was the ARPANET network 
in America which linked together different computers at various 
research institutes (see Kuo 1981 for an historical 
introduction). What evolved from this work was the concept of 
packet switching - splitting the data to be sent into fixed 
sized addressed packets. Thus rather than hiring a permanent 
communication link from say Cape Town to Johannesburg, the user 
sends packets of data to SAPONET Centre Exchange in Cape Town. 
The exchange or DCE (data circuit equipment) transmits packets. 
from various sources over the same communications link thereby 
using it efficiently. This utilization of available bandwidth 
results in a much lower cost for the user (see Bradlow and 
Verkroost for an analysis of data switching techniques). 
Before transferring data on a packet switched network, providing 
external virtual circuit services, a user must first set up a 
call by sending a call request packet to the DCE, specifying the 
called subnetwork address. This system allows the network 
controller to route calls and thus packets through the network. 
For example if the Cape Town to Johannesburg primary link is 
becoming congested, the network controller can re-route via 
secondary channels (e.g. Cape Town- Durban- Johannesburg). A 
good routing algorithm thus ensures minimization of the ·packet 
delay, with a traffic generator allowing one to determine the 
throughput characteristics of the network switches. 
INTRODUCTION CHAPTER 1: 4 
As well as providing cheaper digital communications, packet 
switching ensures good data integrity. For each frame of data 
transmitted, a check character is computed and tagged on with 
corrupted frames being retransmitted. As there is also 
provision for flow control and packet sequencing, reliable 
digital communications are ensured. 
Clearly some standard was required to provide these features and 
in 1976, based on experience gained on the ARPANET and other 
networks, the CCITT (Committee Consultatif International de 
Telephonie et Telegraphie) defined the X. 25 protocol. X.25 
defines precisely how· a packet mode DTE is to connect to a 
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1.2 SAPONET-P 
X. 25 was revised in 1980 and 1984 and has rapidly gained 
universal acknowledgement. This standardization prompted many 
countries, including South Africa, to set up their own packet 
switched networks. Especially with the country's large 
geographical distances, packet switching results in 
substantially cheaper digital communication and in 1980 the 
Post Office contracted a supplier to install the necessary data 
processing equipment. The packet switching network, SAPONET, 
became operational in February 1982 and supports the 1980 CCITT 
X.25 recommendation. 
The main control centres of the network are Cape Town and 
Pretoria, with Pretoria also providing an international gateway 
to Britain and America. The network started with $20 million of 
packet switching equipment (Knott craig 1982) and has been 
' growing rapidly. Transmission cost is distance independent, 
which makes it particularly attractive for long distance, data 
transfer. 
Finally, for those users unable to support X.25, the Post Office 
supplies asynchronous PAD's at the exchanges. These PADs comply 
with the X.3, X.28 and X.29 recommendations. However the use of 
these PADs does unfortunately mean that the user is no longer, 
guaranteed error free transmission; the X.25 card described in 
this thesis may be enhanced to bring X.25 capabilities direct to 
an IBI.f PC based workstation. 
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1.3 The X.25 Traffic Generator: 
With the establishment and growth of SAPONET, there came a need 
for network test equipment. This thesis describes the design of 
a high speed X. 25 traffic generator which may be used to 
exercise or load the packet switching nodes with large volumes 
of traffic. A specification was provided by the Post Office, 
(see Appendix F) with the main requirement being that the unit 
should support four, but preferably up to eight, 64Kbps links. 
The intended application of the traffic generator is to load 
data links with high traffic volumes and to monitor how the 
network copes. This would enable SAPONET authorities to detect 
possible bottlenecks under controlled conditions. The traffic 
generator may also be used in the commissioning of new packet 
switching processors. It will allow the Post Office to easily 
test how throughput of the processors vary with traffic loads. 
Once again, this is a form .of preventitive maintenance, enabling 
the Post Office to detect and correct possible problems and 
thereby provide a better service to the users. 
As well as the speed requirement, the traffic generator had to 
set up and disconnect calls on several logical channels, 
generate and receive test data packets and display statistics. 
Thus is has to implement the basics of the X.25 protocol and a 
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As this was a large project, throughout the design every effort 
was made to make full use of available equipment. Thus, after a 
review of possible alternatives, such as Multibus cards, the IBM 
PC was chosen as the base of the system. Most of the project 
work was then focused on the design and testing of a 
sophisticated X.25 card, several of which may be installed in a 
PC. The system design, circuit design, and related software are 
described in the following chapters. 
While pimarily intended as a high speed X.25 sub-system, the 
card may also be configured for a variety of other applications, 
including providing high reliability PC to PC communication or 
implementing a token passing local area network. It may also be 
used as an asynch. communication card, as an auxilliary 
processor or simply as a memory board which would be able to 
double the IBM PC's available memory capacity. 
The X.25 card designed in this thesis. 
A multiple-processor architecture is used to 
obtain the high throughput required. 
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The Future: 
Initially there was the analog channel and computer 
manufacturers have developed means of transmitting data over it 
( eg. , using modems) • However, there were problems both with 
regard to performance and cost. This led to the introduction of 
sub-networks, such as SAPONET, which provide low cost reliable 
digital communication. Today, with the continuing relative 
decline in the cost of computer power, the wheel has turned full 
circle and manufacturers are now trying to adapt digital 
networks for use with voice. 
Thus- the current research is directed towards digitizing voice 
efficiently and transferring it over digital networks. For 
example AT&T and an American packet switching network, Tymnet, 
are currently conducting tests to transfer voice through packet 
switched networks (Mier July 1986), while at U.C.T. work has 
also been done in this regard. Just as the analogue telephone 
system was not entirely suitable for voice, so the digital 
networks have their problems - particularly with regard to 
signal delay and the digital speech coding. 
Speech is normally digitized-by means of pulse code modulation 
(PCM) resulting in a 64Kbps data stream. However, this is 
highly red~dant and so work is being done on more efficient 
coding, or alternatively in interleaving data with the coded 
voice. Once again, research has been done at U.C.T. in this 
field (e. g., Irvine 1985), while the CCITT is currently busy 
trying to formulate the new standards (Schmidt. 1986). 
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The delay problem is due to the error correcting mechanisms 
employed in digital networks as the mechanism used in X. 25 is 
fairly slow. This has led to the development of new protocols 
-such as Signalling System No. 7, (SS No. 7), specially designed 
for minimal delays (see chapter 2). It should be noted that 
X.25 card-designed in this thesis can be configured to implement 
SS No. 7, giving further interesting research possibilities. 
In the long term,· research is being done to effectively 
integrate voice and data onto the same digital network. With 
the increasing usage of optical fibers and satellite ~inks which 
require digitized voice, one may as well digitize the voice at 
the user's premises rather than at the e~change. This has 
resulted in the concept of an integrated services digital 
network (ISDN): bringing a clear 64Kbps line to the user's 
premises with ss No. 7 being used for all the signalling 
requirements (Koehr 1985). 
Thus packet switching and X. 25 are part of a rapid swing to 
digital networks, spurred on by the economic advantages offered. 
The S .A. Post Office has for example recently introduced the 
circuit switched DIGINET network as well as upgrading SAPONET. 
It was against this dynamic_ background that the traffic 
generator was designed. 
Typical representation of a data 
communications link. 
II 
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SYSTEM DESIGN 
This chapter describes the' X.25 interface in more detail and 
introduces the WD2511 processor used to implement the link 
levels of the traffic generator. It then discusses the choice 
of hardware configuration and gives a brief review of related 
work at other Universities. First, what were the project 
requirements? 
2.1 Traffic generator specifications 
The main requirement of the traffic generator is that it should 
support at least four, but preferably up to eight 64 Kbps links 
(final design supports up to ten). The network nodes to which 
the traffic generator is to be connected have a throughput 
ranging from 300 to 500 Kbps, so eight 64 Kbps links would be 
required to fully load a 500 Kbps processor. 
The network processors can be configured to be either a DCE or a 
DTE, with the usual configuration being as a DCE. The traffic 
generator was therefore designed to be a DTE and as such expects 
the network processor to provide the timing signals for the 
transmit and receive lines. The physical interface required for 
the traffic generator is the CCITT recommendation V.35. As well 
as providing the V. 35 interface, the traffic generator also 
implements the more common RS232C interface thus allowing it to 
be connected to slower X.25 equipment or a modem (note that the 
modem acts as a DCE, supplying the required timing). 
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In addition to being connected to a DCE, the traffic generator 
links may also be connected to a DTE to provide DTE to DTE 
communication. This configuratie,n allows two of the traffic 
generator links to be connected together for loop back testing 
of the unit. A parameter passed to the traffic generator 
program at start up informs the program if it is to be 
configured for loop back testing or for normal operation. When 
operating in loop back mode, the link timing is easiest obtained 
from a signal generator, although the card does provide a test 
clock. 
With regard to the software, the traffic generator was required 
to support at least six logical channels per link with the 
traffic generator actually being able to support several hundred 
per link. The traffic generator can in fact support up to 1023 
logical channels per link, although in practice one or two 
hundred is a more practical limit as the increased processing 
overhead tends to slow down the system. The specified testing 
procedure for the traffic generator was that it should establish 
twelve calls every 30 seconds within the same l second interval 
and then disconnect after 25 seconds.· This process was then to 
be repeated for the duration of the exercise. In the actual 
traffic design, these parameters were all made configurable with 
the user being able to change them both at system start up and 
during the test. 
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The configuration screen allows the user to display and change 
the configuration for ea·ch individual link of the traffic 
' generator. Alternatively, all links may be re-configured at the 
same time. If configuration is not performed, then default 
parameters are loaded at start up. Call length and spacing may 
• be varied from 1 second to so minutes while from 1 to 100 calls 
may be set up per second. In addition, the number of active 
channels on a link may be varied. 
There was no specification regarding what test data packets 
should be sent, the traffic generator currently sends a data 
field of around 120 bytes ie., just less than the standard 
maximum of 128 bytes. The software is currently being extended 
to allow the user to select maximum data field sizes of 256 and 
64 bytes in addition to the default 128 bytes, although the 
length used would depend on the configuration of the network 
processor. In addition to tranferring packets, the traffic 
generator was required to display statistics on the link and 
packet levels. Although a total of only seven statistics were 
required, the traffic generator has four selectable statistics 
screens (main, systems, packet level and link level) providing 
over 30 different parameters, ranging from packet and frame 
totals to the overal system status. The statistics screens are 
updated once a second for the duration of the test. 
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In addition to the above specifications, it is also obviously 
desirable to have professional looking and reliable piece of 
equipment. The use of an IBM PC for the system base and the 
design of a printed circuit board for the X.25 card help ensure 
the above. Certain features were incorporated in the design to 
ensure relatively easy software maintenance and upgrading, 
without the need for any extra software development facilities. 
Thus the traffic generator is easy to use, configurable and 
easily expandable. 
2.2 THE X.25 PROTOCOL AND THE ISO MODEL: 
As communication networks must provide a variety of functions, 
it becomes convenient to split the network services into a 
number of layers each layer performing a well defined 
protocol. The International Standard of Organization (ISO) 
proposed the "reference model of Open Systems Interconnection 
















} { LEVEL 3 LEVEL 2 X 25 FOR LEVEL I 
LEVELS 




PEER- TO-PEER PROTOCOLS 
OETWEEN OTE'S FOf< LEVELS 4, 5. 6. 7 



















} { X 25 FOR 
LEVELS 
I. z. 3 
SYSTEM DESIGN CHAPTER 2: 5 
X.25 defines the lower three levels ie. the interface between 
the user and the network node or DCE. The upper layers define 
end. to end protocols.·· These would be required (in some form) to 
set up communication over a network and maintain dialogue 
between the end users. The functions of layers are thoroughly 
discussed in Computer Networks (Tannenbaum 1981). 
Thus the traffic generator (an end user) must implement the 
physical, data link and some of the network layer functions as 
defined by X.25 (CCITT 1980). As this was a large part of the 
thesis work, a very brief description of important aspects of 
the layers is given below; the reader is referred to the 
references (eg. Sloman 1978, Karp 1981, SAPONET 1982) for more 
information. 
2.2.1 The Physical level 
The. physical level is concerned with the actual encoding and 
physical transmission of data bits over the communications 
channel. The electrical requirement was V.35, which is used for 
high speed (64 Kbps) data links. The X.25 card also provides 
the more common RS 232C interface to allow it to be connected to 
conventional devices (eg. modems). 
Note that the actual X. 25 specification prescribes the use of 
x.21, with X.21 bis (similar to RS232C) being used for an 
interim period. All data transfer is synchronous and full 
duplex. 
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2.2.2 The Link level 
The link level provides an error free controlled pipeline for 
transmitting packets between the DTE and DCE. The level is thus 
responsible for link setup and disconnection as well as error 
detection and subsequent error recovery. It does this by adding 
control information to the frame, as illustrated below: 
FLAG I ADDRESS CONTROL 
I FIELD FIELD 
I 





The start and end of the frame is indicated by means of a flag 
character, coded as 0111 1110. In order to ensure that user 
data can be transparently transmitted, bit stuffing is performed 
by inserting a 0 after any sequence of five 1s. on the receiver 
side, whenever five 1s are received followed by a zero, the zero 
bit is removed. 
When frames are exchanged they are associated in terms of 
commands and responses as distinguished by the address field. 
Commands from DCE to DTE and responses from DTE to DCE carry 
address A (hex 03), while commands from DTE to DCE and responses 
from DCE to DTE carry address B (hex 01) . 
Note that X. 25 only specifies DCE to DTE communication, so if 
the traffic generator is used in a loop back test (DTE to DTE), 
the program will need to set address A equal to address B. 
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The control field is the next byte in the frame and is used to 
distinguish between information, supervisory and control frames. 
In the original 1976 x. 25 recommendation a symmetrical 
configuration, referred to as LAP (for link access protocol), 
was used. Th~s required the link first to be initialized in one 
direction and then in the other in order to set it up. Problems 
were detected with this configurati.on - particularly in that if 
the DTE failed and restarted the link in one direction, the DCE 
may not reinitialize it in the other and a deadlock could occur 
(Sloman 1978). Hence in 1980 a balanced configuration (LAPB) 
was adopted in which one command initializes the link in both 
directions. To avoid incompatibility, it was agreed that all 
networks should implement the 1980 standard by January 1982 
(Drukarch et al 1981), thus in this thesis only LAPB procedures 
are considered. 
CONTROL FIELD 
FRAME TYPE COMMAND RESPONSE BIT# 
7 6 5 4 3 2 1 0 
I-FRAME I-FRAME N(R) p N(S) 0 
RR RR N(R) P/F 0 0 0 1 RECEIVER 
READY 
S-FRAME RNA RNA N(R) P/F 0 1 0 1 RECEIVER NOT 
READY 
REJ REJ N(R) P/F 1 0 0 1 REJECT 





U-FRAME DISC 0 1 0 p 0 0 1 1 DISCONNECT 
OM 0 0 0 F 1 1 1 1 DISCONNECT 
MODE 
UA 0 1 1 F 0 0 1 1 UNNUMBERED 
ACKNOWL-
EDGE 
FRMR 1 0 0 F 0 1 1 1 FRAME 
REJECT 
Only the FRMR and !-frame contain !-fields 
P = Poll Bit F = Final Bit 
Table 2.1 X.25 LAPB frame types 
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Therefore to establish a link, in both directions (DTE to DCE 
and DCE to DTE) the traffic generator's link entity sends a SABM 
frame (set asynchronous balanced mode) to the DCE and waits for 
the DCE to return a UA frame (unnumbered acknowledgement). The 
frame poll bit (P) is used to solicit a response from the 
combined station. The link level timer (known as Tl) is started 
at the beginning of a transmitted command, provided it has not 
been previously started. If the timer expires, the frame is 
retransmitted with P=l and if after several attempts (counted by 
a counter N2) there is still no response, then the link will 
take appropriate recovery action. As one of its statistics, the 
traffic generator keeps track of how often the Tl timer expired 
as well as how often the link was initialized. 
The actual packets are conveyed by means of the information or 
(I) frames. The receiver must acknowledge all frames received 
and this is done by sending back the expected sequence number, 
N(R) of the next received I frame. As N(R) is three bits long 
the transmitter can have up to 7 outstanding or unacknowledged 
frames before is has to stop sending. Acknowledgement can be 
sent back via a RR (receiver ready) or RNR (receiver not ready) 
frames, or alternatively it may be "piggyback" onto an I. frame. 
A REJ (reject) frame may be sent back if an out of sequence I 
frame was received. 
Following the control field is the information field containing 
the actual packet (only in I frames), passed to the link level 
from the packet level above. 
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Finally there is the frame check sequence (FCS) which is a 
sixteen bit cyclic redundancy check character used for error· 
detection. If a frame has an FCS error, then it is ignored by 
the receiver. The next frame will be out of sequence resulting 
in a reject frame being returned to the transmitter. The 
transmitter will go back and retransmit all frames from the bad 
one onwards . This raises the question of what happens if the 
REJ frame also gets corrupted? Here the Tl timer will expire 
and result in retransmission. Thus the link level provides 
error free communication and can cope with all possible' link 
errors. 
It is perhaps interesting to note that the error correction 
system is slightly different for the link l·evel of Signalling 
System no. 7 . In ss no. 7, a NACK · (negative acknowledge) is 
returned to the transmitter to speed up retransmission of the 
single bad frame. An alternative procedure for high delay 
satellite links is to cyclically retransmit unacknowledged 
frames when there are no new ones to send (Roehr 1985). 
As the link level of X.25 has been fully standardised as defined 
above, there became a real possibility that a manufacturer would 
cast LAPB on silicon. A company, Western Digital; has in fact 
done this and the chip, the WD2511, is described later in this 
chapter. 
More recently, Motorola has also introduced a VLSI X. 25 chip, 
the MC68605, designed to be interfaced to the 68000 series of 
processors (Erikson Sept. 1985). The chip is basically the same 
as the WD2511 except it has a full 32 bit address bus and a 16 
bit data bus. 
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2.2.3 The Packet level 
The basic function of the packet level is to time division 
multiplex a number of logical channels onto the same link, thus 
allowing ,users to share common resources (eg. bandwidth, DCE 
processors and memory) . The packet level also provides 
facilities for data flow control and packet sequencing. Packets 
are transported over I frames as shown below: 
I GFI LCGN LCN TYPE Packet type dependent! 
-- - ...... --- - ---- -- -- -- -
I FLAG ADDR CONTROL-I DATA l:cs FLAG LDU 
The first two bytes of a packet contain the 4 bit general format 
identifier, the 4 bit logical channel group number and the 8 bit 
logical channel number. 0 ften the channel group number and 
channel are just regarded as a 12 bit logical channel number and 
this is the notation followed here. 
When setting up a call, the DTE (traffic generator) uses the 
highest free logical channel allocated to SVCs and sends a call 
request packet to the DCE. If the call is accepted then from 
then on that particular logical channel will be assigned to'that 
user. Similarly a second user will be assigned the second 
channel number and so on. Thus the channel number provides the 
mechanism whereby several users can communicate over the same 
link. 
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As the channel number is 12 bits long, there is a maximum of 
4095 different logical channels (channel o being reserved). The 
actual maximum number used depends on the administration, with 
SAPONET supporting 1023. Thus the traffic generator must set up 
calls from the highest configured channel downwards. 
At the other side of the network, the remote DCE sends a call 
indication to the remote DTE using the lowest configured free 
channel number. This use of high and low channel numbers is 
intended to avoid possible call collisions. 
However, there is an important implication for the traffic 
generator. For example, suppose a link is being used in a loop 
back test (ie. the transmit lines are directly connected to the 
receive lines to give DTE·to DTE communication). A call request 
sent out on channel 1023 would result in an incoming call being 
received on channel 1023! Thus the traffic generator must have 
provision, on the receive side, to subtract the channel number 
from 1024 if in loop back mode. 
Finally, for a traffic generator to simulate a large number of 
users, it is clearly advantageous to be able to set up a large 
number of logical channels. The minimum specified was six but, 
by providing ample processing power and a large amount of 
memory, the traffic generator is actually able to support 
several hundred. 
The next byte in the packet header is the packet type identifier 
and these are listed in the table 2.2 on the following page. 
\., 
\ 
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Two types of virtual circuits are offered: switched virtual 
circuits (SVC) and permanent virtual circuits (PVC). svcs have 
to be set up before information transfer and cleared afterwards, 
while permanent virtual circuits are brought up in the data 
transfer state. There are also datagrams, but these have not 
met with general acceptance and are not supported by SAPONET. 
Thus the traffic generator supports virtual circui'ts only. 
Packet type Octet 3 
Bits 
From DCE to DTE From DTE to DCE 8 7 6 5 4 3 2 1 
Call set-up and clearing 
Incoming call Call request 0 0 0 0 1 0 1 1 
Call connected Call accepted 0 0 0 0 1 1 1 1 
Clear ·indication Clear request 0 0 0 1 0 0 1 1 
DCE clear confirmation DTE clear confirmation 0 0 0 1 0 1 1 1 
Data and interrupt 
DCE data DTE data X X X X X X X 0 
DCE interrupt DTE interrupt 0 0 1 0 0 0 1 1 
DCE interrupt confirmation DTE interrupt confir-
mation 0 0 1 0 0 1 1 1 
Datagram a) 
DCE datagram DTE datagram X X X X X X X 0 
Datagram service signal X X X X X X X 0 
Flow· control and reset 
' 
DCE RR (modulo 8) DTE RR (modulo 8) X X X 0 0 0 0 1 
DCE RR (modulo 128)a) DTE RR (modulo 128)a) 0 0 0 0 0 0 0 1 
DCE RNR (modulo 8\ DTE RNR (modulo 8) X X X 0 0 1 0 1 
DCE RNR (modulo 1Z8 )a) DTE RNR(modulo 128))) 0 0 0 0 0 1 0 1 
DTE REJ (module 8) X X X 0 1 0 0 1 
DTE REJ (modulo 128)a) 0 0 0 0 1 0 0 1 
Reset indication Reset request 0 0 0 1 1 0 1 1 
DCE reset confirmation DT E reset confirmation 0 0 0 1 1 1 1 1 
Restart 
Restart indication Restart request 1 1 1 1 1 0 1 1 
DC E restart confirmation DTE restart confirmation 1 1 1 1 1 1 1 1 
Diagnostic 
Diagnostic a) 1 1 1 1 0 0 0 1 
a)Not necessarily available on every network. 
Table 2.2 X.25 Packet type identifiers 
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U-pper layer information is transferred in the data field of a 
data or an interrupt packet. The coding of the packet type 
identifier for data packets is depicted below: 
Packet type : P(R) M P(S) 0 
The P{R) and P(S) sequence number are very similar to the N(R) 
and N{S) of the link level, but are used for packet sequencing 
and flow control rather than error control. As shown above, 
they are three bits wide, with a confiqurabla window size of up 
to 7 {the default is 2). Two bits of the general format 
identifier also allow the user to optionally select modulo 128 
sequence numbering thereby increasing the- window to a maximum of 
121 (currently not supported by SAPONET). 
The transport handler passes messages to the packet level which 
then splits the message into packets. with a maximum lenqth 
dependinq on the current configuration. 
The default lenqth is 128 bytes. and so the traffic generator's 
default test data packets were selected to have about 120 bytes. 
The packet level is not as clearly defined as the link level and 
unfortunately no manufacturer has attempted to implement it in 
silicon. A packet level proqram was therefore written, with the 
object code runninq on the X.25 card's 8088 processor.. It 
should be· noted that, beinq written for use in a. traffic 
generator, the program was desiqned for high speed operation 
rather than a full implementation of the X.25 recommendation. 
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Finally it should be remembered that X. 25 only specifies the 
DTE/DCE interface. Thus in the event of a channel reset, it is 
up to the upper level (eg. transport handler) to work out what 
packets, if any, were lost and take appropriate recovery action 
{Tannenbaum 1981). This consideration does not affect the 
traffic generator design but should be borne in mind if the 
system is used in other applications. 
We have now looked briefly at the major features and aspects of 
X.25 with particular reference to the traffic generator design. 
The diagram below (fig 2.2) serves to summarize the layering of 
X.25 and its scope within the packet switching network. 
USER USER END-TO-END r USER 
P R 0 G R E S S - - - -- ------·------------ --- ---------- --- - - ----- -- - ----- -- - - -- --- ------ -- -- ----- - -- - --- ----- -- - -- -- -- - -~ P R 0 G R E S S 
II I L3 L3 Ill 
PACKET ------------------- PACKET 
LEVEL ------------------- LEVEL 
I _-_L 
LINK L2 SAPONET TRUNK SAPO NET L2 LINK 
LEVEL DSE DSE LEVEL 
I 





X25 SAPONET INTERN"L TRANSMISSION SYSTE•'-1 -'<25 
Fig 2.2 The relationship of the three levels of X.25 to the 
network as a whole (SAPONET X.25 publication 1983) 
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2.3 . THE WD2511 LINK LEVEL PROCESSOR 
The objective of the thesis is to design a traffic generator 
providing 8 high speed X.25 lines. Thus a major part of the 
work involved was in implementing X. 25. Clearly any ready 
designed systems were not to be ignored. 
Most of the protocol controllers on the market, such as the 
Intel 8273, are able to implement the bit stuffing and flag 
appending and removing required. They are also able to 
calculate the frame check sequence and automatically append it 
to the end of the frame. However, the user still has to code 
the actual link level protocol ie., send the SABM to set up the 
link, implement error recovery, provide the Tl timer etc. 
In 1982 Western Digital introduced the WD2501 - a single chip 
processor which implemented the LAP protocol. This was 
subsequently updated to the WD2511 which implements LAPB which 
is used in this thesis. The chip, housed in a 48 pin package, 
implements the entire link level protocol and includes the Tl 
timer and N2 counter mentioned earlier.· 
Internally the chip consists of three micro-controllers coupled 
to an llK ROM (Ledger 1981). Interfacing to the rest of· the 
system is by means of a DMA (direct memory access) channel, thus 
allowing the WD2511 to transmit and receive frames without the 
host intervention. This architecture allows the chip to operate 
at very high speeds - lOOK bps for the standard part and up to 
1.1 Mbps for high speed versions. 
,. 
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Currently priced at around $35 each, the processors are not too 
expensive, although this does work out to Rl40+ in Rand terms. 
As well as providing all the link level programs, the extra 
processing power is most welcome in applications such as a 
traffic generator. Hence one of the first design decisions 
taken was to use the WD25ll chip and the traffic generator was 
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The WD2511 acts as a slave processor to a more general purpose 
CPU (central processing unit) and relies on ·the host for 
control. The host processor must also implement the packet 
level and the traffic generator functions. In the final design 
it was decided to use an Intel 8088 CPU for each pair of WD2511 
processors on a card. 
The WD2511 accesses memory by means of two DMA lines, one for 
read and one for write. However, apart from signalling that it 
wants memory, the WD2511 has little interaction with its 
environment. The user must provide circuitry to sense the 
request lines, get the 8088 CPU off the memory bus, enable the 
address and data buffers and start the memory cycle. To make it 
more difficult, the WD2511 processors have a slow memory cycle 
time when compared to the 8088. While this does not worry the 
WD2511, which has a small internal FIFO (first in first out) 
buffer in its receiver, it requires a fair amount of design work 
to ensure that the 8088 CPU is not unduly held up. 
Hence the WD2511 is not an easy chip to design into a circuit 
and considerable effort was required to design a reliable high 
speed system. One must remember that the WD2511 is a complete 
system in its own right rather than just an intelligent 
peripheral like the 8273. 
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2.3.2 SOFTWARE INTERFACE 
Control and monitoring of the WD2511 is provided by means of its 
16 internal registers as shown in table 2.3 below. 
REGISTER DEFINITION 
REG REGISTER 
# IA3 IA2 IA1 lAO REGISTER GROUPING 
' 0 0 0 0 0 GAO I 1 0 0 0 1 CR1 
OVERALL CONTROL 2 0 0 1 0 ·sAo 
AND 
3 0 0 1 1 ·sA1 MONITOR 4 0 1 0 0 ·sR2 
5 0 ,,. 1 0 1 •EAO 
I 6 0 1 1 0 ·cHAIN MONITOR RECEIVER I 7 0 1 1 1 ·RECEIVED C-FIELD I MONITOR 
/ 




9 1 0 0 1 N2!T1 
I A 1 0 1 0 TLOOKHI 
I 




1 1 0 0 CHAIN/BUFFER SIZE DMASET-UP 




1 1 0 XMT COMMAND "E" 
I l l I I "A" FIELD F 1 1 I 1 1 XMT RESPONSE "F" (Note 1) 
·cpu READ ONLY. (Write Not Possible) 
Table 2.3 WD2511 register definitions 
The first two registers are used for actual control of the 
WD2511 - such as instructing it to set up the link or transmit a 
frame. There are also four registers which tell the user the 
memory block number of the next frame to be received, what 
significant events have occurred etc. Note that the user can 
program the address field values (thus permitting loop back 
testing) and link timers. There is also a facility to monitor 
what frames are being received via register 7. 
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To access frames the WD25ll uses a system of memory look up 
tables, one for transmit and one for receive. Each table has 8 
segments which contain the memory address, length and control 
information about a frame. Hence once the packet level has built 
a packet to be transmitted, a link interface program will have 
to set up a table ·segment and tell the WD25ll to send the 
packet. These routines are described later in chapter 6. 
Thus the WD25ll represents a ready proven VLSI design solution 
for the link level. The chip has been certified for use on the 
Telenet and Tymnet networks in the U.s .A. as w~ll as several 
other overseas networks (Western. Digital 1986). In addition, 
Western Digital offer two other pin compatible chips (WD2840 
token passing LAN controller and WD2507 for s.s. No 7), thereby 
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Fig 2.4 WD25ll system connection 
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2.4. HARDWARE DESIGN 
Having chosen the WD2511 for the link level of X.25, the next 
decision to make is what hardware system to use. For example, 
if there are ready designed network cards, then these could be 
used. ie. every effort was made to avoid re-inventing the wheel. 
In order to meet the speed requirement, the traffic generator 
would require eight WD2511 processors, five 8088 processors (one 
for overall control)-and a total of around lMbyte of memory·- a 
fairly powerful computer system by any standards. Several 
alternatives were available and these are described below: 
i) SAbus: 
There are several cards available for the SAbus including an 
8088 board and a 128K memory board. A high speed link level 
card could be designed and a peripheral card could be used to 
implement bus control, timers and communication with other 
modules. 
However, a quick calculation shows that one would need around 30 
SAbus cards in total and four SAbus kits to house them all in! 
Even then there would be no disk drives or operating system to 
build on. Clearly SAbus does not have the pow:er for this 
application. 
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ii) Multibus: 
The Intel Multibus is a powerful and versatile system with 
numerous commercial boards available. The "iSBC 88/45 Advanced 
data communications processor board" (Intel 1983) looked very 
interesting and the hardware reference manual was accordingly 
obtained. 
This board consists of a high speed (8 MHz) 8088, 16K bytes of 
dual ported static RAM and 64K bytes of EPROM. In addition 
there are three communication channels supporting HDLC (i.e. 
flags and check. character as described earlier), various timers, 
an interrupt controller and a DMA controller chip. 
The main problem with the board is that, although only released 
in 1982, it is now outdated. There is very little memory and, 
although designed to be fle.xible, there are very little 
expansion possibilities and no WD2511 support. Thus this board 
is unsuitable. 
Looking through technical magazines another Multibus vendor was 
located producing a board called MPA-2000 or "Chairman of the 
boards" (Metacorp 1985). The board is extremely densely packed 
and contains virtually everything, including: an 8 MHz 80186 
processor, 512K of RAM, 128K EPROM and connectors for expansion 
modules, including a WD2511 module. However, software 
development is complex and the card is expensive, making it 
generally inferior to the next solution. 
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iii) The IBM PC: 
Since its introduction, the IBM PC has become the de-facto 
standard personal computer. One of the main reasons is its open 
architecture - the old PC had 5 expansion slots, while later 
versions have 8. This allows one to easily upgrade or modify 
one's PC, plugging in display cards, extra memory boards, disk 
controller cards etc. 
There is therefore the possibility of designing an X.25 card for 
the PC. The main advantage is that one starts with a complete 
computer system, including disk drives and operating system, on 
which to build. Furthermore the cost of the traffic generator 
is reduced to the cost of the X.25 card since the card can be 
plugged into any PC or compatible if one is available. 
Thus on the one hand one has the possibility of designing with 
the MPA 2000 Multibus board, which would involve having to build 
up a complete computer system - keyboard, display, disk drives, 
power supply, card rack and cabinet. At the end of the day one 
would have an extremely expensive computer system which would 
only be used as an X. 25 traffic generator (note also that 
Mul tibus I is now obsolete - having been replaced by Mul tibus 
II). on the other hand using a PC would result in the design of 
an X.25 card while the PC provides the system base which can be 
used for other applications. Clearly the PC solution is 
advantageous with regard to hardware. 
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on the software side, using a Multibus system means that one has 
to once again build up a system from scratch or alternatively do 
the development work on a dedicated development system (eg. the 
Intel MDS). This contracts to the PC where there is a good well 
documented operating system on which to work and a range of 
debugging tools. There are also dozens of low priced 
professional compilers to choose - including the new c language. 
Furthermore, using the PC means that programs can be written, 
compiled, tested and run all on the same PC. No extra 
facilities such as EPROM programmers are required which makes 
software updating very easy. Thus the PC, together with the 
WD25ll processors, formed a solid base on which the traffic 
generator was devel oped. 
The open architecture of the PC makes it ideal for the 
development of custome cards. Picture shows X.25 card (far left) 
installed in a PC_ together with display and disk drive cards. 
i 
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2.5 Work at other Universities 
As X.25 has become a popular access protocol for wide area 
network 4 there are several other Universities activily working in 
this field. Most projects appear to be concerned with the 
implementation of x. 25 gateways to link University local area 
networks to x. 25 and several leads were followed up to try and 
get new ideas. 
2.5.1 LAN to X.25 gateway project at University of Strathclyde: 
The aim of this project, sponsored by British Telecom, was to 
design a gateway between an Ethernet style local area network 
and British Telecom's packet switched network. The research 
team consisted of three members and papers. describing the 
project were obtained (Grant et al 1983). 
architecture of tha system is depicted below: 
The basic 
The system basically consists of three processors (one for X.25,. 
one for the LAN and one for overall control) coupled to 256K of 
memory and the architecture is thus similar to that of the X.25 
card. The chosen bus. system was the VME bus. Unlike the PC 
1 approach, software was developed on the departlnental PDP-ll 
(running UNIX) and then down loaded to. the 68000 system EPROMS. 
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Note that the main ~ifference between this design and the X.25 
traffic generator is that the traffic generator effectively 
implements the whole system on the single X.25 card. This was 
achieved through the use of VLSI (eg., the new 256K DRAM chips) 
and the use of an optimised hardware circuit based on PAL 
devices. Thus from a systems viewpoint the traffic generator 
allows for several complete multiprocessor X. 25 systems to be 
installed in an IBM PC rather than several cards to be installed 
on a VME bus. Although the use of a PC is more expensive in the 
short term, it does offer greater flexibility; for the traffic 
generator application it is cheaper than a dedicated computer 
system. 
The X. 25 card in the Strathclyde project used a Motorola 68120 
processor to implement the link level software, which had to be 
written by the project team. This is perhaps an example of how 
quickly one can be lapsed by technology as the new MC68605 could 
easily replace the entire board and save considerable software· 
development time. 
While the traffic generator desiqn was primarily concerned. with 
the hardware required to support the high data throughput, the 
bulk of the work in the strathclyde project was concerned with 
the software. Bridging between the two networks was done on the 
transport level, so both the X.25 and network. software up to the 
network layer was required (the project was not completed). The 
software desiqn used a system of buffer management and queueing 
similar to that implemented in this thesis as described. in 
chapter 6. 
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2.5.2 Work at the University of Catania: 
This project, carried out by a research team of 3 (Faro et al 
1985), consisted in the design of a general purpose X.25 system, 
which could be used as a relay system or traffic generator. The 
objectives are therefore similar to those of this thesis. 
For their hardware architecture, a multi-processor system with 
zso CPU's was chosen. Each card contains a ZSO processor, SK 
EPROM, 4K RAM, a timer chip, a· SIO (serial I/O) chip and 
interface logic to a common bus. Several of these cards could 
be installed, with them all being linked together via a 64K 
shared memory board. Thus once again the choice was to design a 
dedicated computer system rather than take advantage of the 
ready built PC. 
As for the X.25 card, a bus arbitrator mechanism was implemented 
to allow access by several processors to the shared memory. The 
arbitrator was implemented with standard TTL devices rather than 
the FAST series logic and PAL's, used in this thesis. Note that 
this system would not be. suitable for a high throughput traffic 
generator design as. the single bus architecture would have 
problems in supporting the large number of processors. The zso 
processors and small amount of memory were also drawbacks. 
Once again it is interesting to note that link level processors 
were not used, so all the associated software would have needed 
to be developed. Software was written in PLZ, rather than the 
c language chosen for this thesis, and followed the usual system 
of buffer management and job queueing. 
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2.6 Design conclusions: 
The two most similar projects at other Universities have been 
discussed. However, as pointed out, there are substantial 
design differences. This project is the only one to use an IBM 
PC for a system base and to use the WD25ll processors. It is 
also the only one to use the modern c language. Thus, while 
ideas were obtained from their research, this thesis represents 
a completely new approach to the problem. 
On the commercial side, details of several X. 25 protocol 
analyser systems were obtained from Digilog, Telsaf, Digitech, 
Dynatech and Tekelec. Interestingly, these systems are all 
based on the concept of a portable PC with software loaded from 
disk drives (ie., the same method as employed by the traffic 
generator). Their main characteristic is that all the systems 
are primarily designed to have extensive diagnostic capabilities 
rather than support high bit rate links (usually 64 Kbps max and 
always for a single line). 
Furthermore, few of the products, with the exception of the 
Tekelec Chameleon range, advertise the availability of 
simulation packages. The Tekelec product looks promising, but 
has one major drawback: it supports only a single 64 Kbps line. 
Furthermore, the unit costs over RSO ooo, so putting together a 
of them would work out rather expensive! 
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Thus, while it would be pointless working on another link 
analyser, the author knows of no commercial traffic generator 
systems. The unit designed in this thesis makes use of any PC 
or compatible computer to provide up to 10 high speed X.25 lines 
(5 free slots required). The design is easily expandable, with 
·the only costs being those of the X.25 cards. Furthermore, the 
X. 25 card can be adapted for use in a variety of other 
communication applications in the PC. 
Finally, having looked at work in other Universities and the 
commercial market, a ,.literature survey w~s done. As well as 
books, this included a Dialog search of dissertations. A search 
which was conducted by the CSIR for possible similar research 
projects in the country, revealed a network simulator designed 
at Wits. However, this thesis designed in 1979 to 81 is 
concerned with simulating a network (eg the network delays) 
rather than implementing X.25. The work is now very dated, with 
the WD2511 VLSI chips replacing a good deal of the software. 
The IBM PC did not exist at the time and 64K dynamic memories 
were unheard of, let alone the 256K ones used here. In fact 
keeping up with technology was found to be one of the major 
challenges in the traffic generator design. 
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BUS ARBITRATOR DESIGN 
From the discussions in chapter 2, it is clear that an IBM PC is 
highly suitable for use as the base·of the system. The hardware 
design would therefore consist of a high speed X. 25 card 
containing: 
(i) two WD2511 link level processors, one 8088 processor running 
the packet level and the traffic generator software and a 256K 
multi-port memory to tie everything together. 
(ii) card control mechanisms, timers and the various line 
interfaces were required to complete the card. . \I 
Having defined the requirements and architecture of the X.25 
card, this chapter ·looks at the design of the card's central 
control system - the bus arbitrator. The arbitrator must 
reliably and fairly allocate the bus between the four processors 
requesting it - at a rate of over one million decisions per 
second. 
As this is such an important issue to the traffic generator 
performance, several references were studied; this chapter 
discusses how the modern bus systems (Multibus 11 and VME bus) 
tackle the problem as well as solutions adopted for the newly 
emerging parallel computers. The circuit design is then 
discussed with comparisons being made to a Western Digital 
application note design. 
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3.1 The Problem: 
All the devices on the X.25 card are linked together by means of 
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Fig 3.1 X.25 card local bus structure 
This local bus is the means whereby all devices access common 
resources eg., the 8088 processor writing to the control 
registers of a WD2511 processor, the 8088 accessing memory, ·the 
PC accessing memory etc. In total five different devices share 
the bus (the 8088 processor, the two WD2511 processors and the 
8088 PC processor and DMA chip on the IBM PC System's Board); 
the arbitrator must reliably ensure that each one gets on and 
off the bus in an orderly manner. As all the processors operate 
asynchronously, this involves first synchronizing the bus 
requests to a common clock and then controlling the bus cycle. 
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To complicate the problem, the card uses dynamic rather than 
static memories in order to . attain the large memory capacity. 
Failure to perform a refresh cycle or a glitch on one of the 
memory control lines could result in partial memory erasure. As 
well as the reliability issue, the arbitrator has to have a 
parallel priority scheme and be fast. Both the PC and the 
WD2511 processors are sensitive in this regard so the arbitrator 
must ensure that one device does not hog the bus. 
3.1 The 8088 HOLD line: 
Having defined the problem, various solutions were looked at. 
The most obvious ·one was to use the hold and hold acknowledge 
line of the card's 8088 as done in an X.25 card design for the 
SAbus (Aspin 1983). While simple and ideal for line speeds of 
around 9 600 to 19 200bps this system is too slow for ·the 
traffic generator application. In any case, having removed the 
8088 off the bus, one would still need to decide which of the 
other devices would hold the bus. 
Hence this solution was abandoned and the hold line of the 
card's 8088 is permanently tied to ground. Control of the 8088 
is instead implemented by means of its memory ready line. Thus 
the implemented arbitrator consisted of the following elements: 
1. a synchronizer to synchronize all requests to a 
common 18.432 MHz clock 
2. a parallel priority encoder consisting of a 74LS148 
3. control via a PAL (programmable array logic) device. 
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3.1.2 Asynchronous metastibility: 
The first design problem encountered was that of asynchronous 
metastability (the random output from a synchroniser when its 
setup times are violated). This metastability problem occurs 
when synchronizing requests; it is common in all multi-processor 
designs. In an article "Metastability haunts VME bus and 
Multibus II designers" (Martin 1985) it was described how a VME 
bus multiprocessor could lock up due to allowing too short a 
time to arbitrate. There is thus a trade off between 
performance and reliability; use the fastest available logic and 
allow the synchronizer the longest possible time to stabilize 
in. 
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The article recommended a sons delay to be allowed for TTL 
devices, with the 2 Ons allowed in the particular VME card 
causing the problems. It is interesting to note that the method 
of tackling synchronization is one of the most fundamental 
differences between the two modern busses. The VME bus allows 
asynchronous requests which are synchronised by the arbitrator 
on each card. Multibus II requires all memory requests to be 
synchronized to a lOMHz system clock ie., the bus operates 
synchronously. Critics of the multibus point out that the slow 
lOMHz clock results in a delay of up to lOOns, with an average 
of sons, between a processor requesting memory and the request 
appearing on the bus. This reduces bus bandwidth. 
3.1.3 Performance considerations: 
From the above it will be clear that the multi-port memory takes 
a good deal longer to access than ordinary memory. This can be 
a major problem, especially if there are several processors 
accessing the memory. The memory has a limited number of access 
cycles per second which leads to a system bottleneck. 
This memory bottleneck is a particular problem in the next 
generation of computers - parallel processors. The solution 
adopted is for each processor to have its own private memory as 
well as memory which may be accessed by the other processors. 
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Even this is fairly restrictive and several manufacturers have 
opted for. other architectures such as the "Hypercube". An 
example is the Inmos transputer which only requires local memory 
and has four high speed communication links to access its 
nearest four neighbours. 
For the X.25 card desiqn, the problem was partially solved by 
pipelining memory requests and optimising the circuits to get 
·the highest possible throughput. It should be noted that the 
X.25 card is classified as a loosely coupled multiple processor 
system - its processors work on different parts of a job rather 
than all working simultaneously on a single task. 
Having looked at the arbitrator problem, it is worthwhile to 
mention a simple solution to dual port memories - dual port 
static RAM chips especially designed for the job. A example is 
the SY2l3l which. is a. lK byte chip with a lOOns access time 
(Drumm 1984). This chip achieves such high speed by arbitrating 
on the byte level. rather than for the entire memory system. Thus 
two processors can access memory at full speed and arbitration 
is only required if they both access the same byte 
simultaneously. 
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An initial design used one of these chips for the X.25 card/PC 
connection while using the hold line to allow the slower link 
level processors to access the card's private memory. However, 
this solution made software downloading much more complex and 
would have required the use of an EPROM for system start up. 
Also, memory refreshing would become a major problem (the 
current X.25 card design uses the PC's refresh mechanism). 
Finally, the PC would not be able to use the card as a memory 
board and program debugging would be much harder. 
design alternative was rejected. 
3.1.4 Arbitrator problems summary: 
Hence this 
The choice of bus control is an important issue as it virtually 
determines the system architecture. The seemingly simply 
solution of the hold line and dual port RAMs creates as many 
problems as it solves. Thus it was decided to have a completely 
shared bus with programs for the 8088 being downloaded from the 
PC rather than stored in EPROMs. 
As the 8088 is working from shared memory performance 
considerations become important and one needs the shortest 
possible bus cycle times to avoid system congestion. At the 
same time a reliable arbitration method is required to avoid the 
metastability problem and to ensure that all processors get a 
fair share of the memory. It was with these objectives in mind 
that the arbitrator was designed. 
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3.2 Arbitrator Design: 
While desiqninq the arbitrator, an application note in one of 
the Western Diqital data books (Network handbook April 1984) was 
consulted. The desiqn of a sinqle WD2840 circuit coupled to an 
8K byte of dual port static memory was described. The circuit 
used D type flip flops to latch to two request lines, a few 
qates to priority encode and 273 octal flip flops to implement 
the state qenerator (see Appendix A). While similar in 
principal, an examination of the application note revealed a few 
problems, particularly with reqard to metastability. The 
arbitrator circuit for the X.25 card is therefore described with 
comparisons beinq drawn to the WD desiqn. 
The arbitrator for the card arbitrates between 7 possible memory 
requests and these are presented to an F373 octal latch (IC6) 
(see circuit diaqram 1). The first thinq to note is the use of 
the FAST (advanced Schottky) series loqic. This series is 
typically 30% faster than the Schottky TTL series yet uses l/4 
of the power. Use of this loqic series significantly reduces 
the chance of metastability (eq. the F373 has a minimum data 
setup time of 2ns as opposed to 20ns for the LS175 used in the 
WD application note). 
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The first request through IC6 of circuit diagram 1 latches it 
and activates the state generator circuit. This means that, if 
a request just misses the clock, the F373 simply has a further 
55ns to stabilize in ( ie. , the "dead time" is put to good use 
rather than just wasted as in the WD application note and in 
Multibus II systems). 
The FOO gate delay and the Fl74 enable time also add to the 
available stabilizing time. These considerations allow a 
typical stabilization time of around 70ns which should be 
adequate for the F373. This contrasts to the WD design which 
has three TTL gates between latching the requests and starting 
the state generator. Adding the typical gate delays to the 273 
setup time gives. only 15ns for the 175 to stabilize in, which, 
considering the number of bus cycles involved, could well lead 
to circuit failure. As far as stability is concerned, once a 
request line goes active, the F373 will latch irrespective of 
the others. The requesting logic ensures that a request is only 
deactivated once it has been acknowledged. There is thus no 
positive feedback. 
The F373 latches the requests, but these still have to be 
synchronized to the clock (18,432 MHZ) - a function performed by 
the Fl74. This is done in a two stage process, with the second 
flip/flop sampling the first one's output. Thus Tl (see circuit 
diagram 1) is not used at all and the bus cycle starts on T2. 
To be quite safe, the memory and I/O access lines, as well as 
the data buffer enable lines, are only actually activated on T4 
(in the WD design, all control lines are activated immediately). 
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Thus one clock period, the same as for the WD design, is 
required for the basic arbitration. However, the use of the 
unclocked 373 effectively extends the available arbitration 
time. Furthermore, by connecting the output of the bus request 
synchronizer to the reset line of the F174 rather than just to 
an input, gate delays -are prevented from accummulating. These 
-
considerations allow more time for the F373 to stabilize and 
result in a more reliable circuit. 
For the priority mechanism, a LS148 parallel priority encoder is 
used with PC memory requests having the highest priority and the 
card' s 8 08 8 the lowest. This system was chosen because the PC 
should not have more than 1.0 wait states (IBM Technical Ref. ) 
and so it was important to give it the shortest possible memory 
access time. The refresh request cycle has the highest priority 
to allow a pipelining system to be implemented. . Finally, note 
that as well as multi-port memory, the I/O lines of one of the 
WD2511 devices are dual ported, with both the card·• s 8088 and 
the PC being able to control the processor. This was found to 
be a particularly useful feature during software testing (see 
chapter 8). 
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3.2.1 The state generation logic: 
The clock logic consists of a number of flip flops and generates 
the timing states used by the rest of the circuit. 18.432 MHZ 
was chosen as a high but easily manageable clock frequency. The 
clock is also divided down to supply the baud rate for the 
card's asynchronous communication link (provided in addition to 
the X.25 lines). 
Note that the flip flops are not all reset on the /TRES line, as 
they are in the WD design (see Appendix A). The reason is that 
some logic lines are activated on one clock state and 
deacti.va ted on another ( eg. for a WD2 511 memory access the 
memory RAS line is activated on T9 and deactivated of Tl7). 
Thus should, at the end of a memory cycle, Tl7 be reset before 
T9 a glitch would result on the RAS line which could partially 
wipe out the memory. The WD design solves this by inserting 
extra gates, relying on gate delays. being larger than possible 
latch skew. 
The chaining of the timer reset lines guarantees that. T9 is 
reset before Tl7, the RAS line in fact being reset on T4 just to 
make quite sure. In fact, looking through the PAL equations in 
Appendix A, the reader will note that all clock related circuits 
are reset on either T2, T4 or T6. This ensures that they are 
all reset promptly at the end of a cycle before the LS164 
outputs are reset. Using FAST series logic for the 174 (IC3) 
ensures minimal skewness between the resetting of its outputs, 
while the 164 shift registers allow for a more compact circuit. 
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3.3 BUS CONTROL PAL 
The final part of the arbitrator circuit is the bus control PAL. 
A PAL, or Programmable Logic Array, is basically a device which 
can be programmed to provide user defined functions. Five PALs 
are used in the X.25 card design, one for each section of the 
circuit. The 16L8 PAL device, whose internal structure is shown 
in fig 3.4 below, was used. 
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The PAL logic family consists of 29 chips and is thoroughly 
described in the PAL handbook (Monolithic Memories 1983). The 
16L8 device chosen has a total of 16 possible inputs and .§. 
active low outputs (hence the part name). Note that 6 of the 
input lines are feedbacks from output pins which makes the PAL 
I 
very flexible. In fact for tl:le bus control PAL, two of the 
outputs are re-configured·as inputs while feedback inputs from 
four of the remaining outputs are used in the PAL equations. 
The big advantage of PALs over standard ·TTL logic is that one 
can build up complex logical equations involving a large number 
of terms. An example of this is the three multiplexed bus 
select lines MSO - MS2 which are input to the PAL devices 
conveying to the latter which bus cycle is in progress. Thus 
the bus control PAL is able to activate /MOE (memory output 
enable) only for those cycles involving memory and similarly for 
the other output lines. 
Thus PALs do not simply replace a few gates, but rather can 
replace a complete digital sub-system. This results in a 
substantial reduction in chip count and hence a reduced PCB 
area. Certainly without the use of PALs, the X.25 card would 
have required two circuit boards to fit all the logic. 
PALl (IC4) therefore implements the complete bus control sub-
system, activating the various bus buffers and terminating· each 
bus cycle. 
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Particular problems were encountered mainly with the cycle 
termination procedure. When /END goes active, it could be 
possible for the arbitrator outputs to change before the timing 
chain is reset, which in turn could result in a glitch on the 
buffer enable lines. This problem was solved through careful 
construction of the /END signal, which only goes active after 
the buffers are disabled. The /END term appears in all the 
other bus equations ensuring that they remain disabled. 
Note that the /END signal is not timed - it cannot be as it 
results in the resetting of the timing chain. /END starts the 
cycle termination and is cleared once the timing chain is 
completely cleared - ie. once everything is reset. This means 
that the cycle ending is very quick while at the same time it 
guarantees that everything is reset, irrespective of gate 
propagation delays. 
Finally the use of the reset line· from the PC (RDRV) ensures 
that everything is properly reset on power up. 
Thus the use of a PAL results in a single chip solution to the 
fairly complex bus control problem, ensuring that all processors 
get on and off the bus in an orderly manner. Together with the 
actual arbitrator and the state generating logic this circuit 
forms the hub of the X. 25 card design, linking all the circuit 
modules together. 
chapter. 
These modules are described in the next 
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CONCLUSIONS: 
The bus control system therefore consists of three sections: 
the synchroniser and arbitrator, the timing chain and the bus 
control logic. The synchronizer was designed using F series 
logic with particular attention having been paid to the 
metastability problem. The bus control logic, designed using a 
PAL device, controls the bus buffers. Care was taken here to 
ensure a quick and fullproof cycle termination method. A logic 
analyser trace (from an HP 163 OG system) of a typical bus 
arbitration cycle·is shown in fig 3.4 below. 
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X.25 CARD CIRCUIT DESIGN 
This chapter describes ali the remaining circuit elements in 












to IBM PC bus 
Fig 4.1 X.25 card block diagram 
Only the important aspects of the circuit operation will be 
emphasized. The reader is referred to the circuit diagrams and 
databooks for more details. Timing diagrams in the text are the 
results from circuit tests described in appendix A. These tests 
would normally be carried out after the construction of an X.25 
card. 
The control functions in the above diagram are implemented 
mostly with PALS. The equations for the PAL devices, as well as 
programming notes, are listed in Appendix A. 
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4.1 THE 8088 PROCESSOR 
The main reason for choosing the Intel 8088 processor is that it 
is the same processor as used in the PC and hence is directly 
software compatible. This means that programs can be developed 
on the PC and then loaded to the X.25 card (refer to chapter 7 
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From the block diagram of the 8088 (fig 4.2), note how the bus 
interface unit is separate from the actual execution unit. 
There is also a bus queue of 4 bytes to interleave the 
instruction fetch and executing cycle. Thus the queue acts as a 
very small cache memory. If the next instruction to be executed 
is sequential then the 8088 will execute it from the queue. To 
execute a program control instruction the 8088 execution unit 
must wait while the instruction is fetched from memory. 
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This parallel instruction fetch and execution is one of the 
reasons for the 8088 's superior performance compared to older 
processors such as the Z80 or the 8085. It is extremely 
important for the X.25 card design as it helps reduce the memory 
bottleneck problem discussed in the last chapter. Often the 
8088 will be able to execute from its instruction queue while 
the instruction fetchi'ng unit is waiting for a WD2511 or refresh 
cycle to finish. This is particularly important as the WD2511 
processors have a long memory access cycle compared to the 8088. 
Other important aspects of the 8088 depicted in the diagram are 
the segment registers in the bus interface unit and the two 
pinouts modes available. The segment registers allow the 8088 
to access lM byte of memory and have very important implication 
both with regaro to data structure definitions {chapter 6) and 
program loading {chapter 7) . 
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4.1.1 Circuit design min/max mode 
Looking first at the 8088 pinouts, the reader will note that 9 
of the control pins have dual meanings depending on the mode 
selected. The final circuit uses a hybrid combination of both 
to achieve high performance and a low chip count. . 
In minimum mode (selected by pulling the MN/MX pin high) , 
designed for small systems, the 8088 outputs the usual read, 
write, IO/Memory signals. This system is easy to implement and 
at first sight seems the obvious choice for the X.25 card 
design. However, there is one problem - it is slow. 
The 8088 has a 4 clock (each clock being 210ns) memory access 
cycle. During Tl (CPU clock), the address is placed on the bus, 
at the start of T2 the control lines are activated, at the end 
of T3 the data is latched in (for a read) and. during T4 the 
control lines are disabled. For a full description the reader 
is referred .. to application note 67 in the iAPX 86/88 User• s 
Manual. The problem with the minimum mode. is that the timings 
are very lax eg., the RD active· delay is between. 10 and 165ns. 
As one has to work with the worst case timings, this effectively 
means that most of T2 is gone leaving very little memory access 
time. 
To speed up the system, the 8088 is Cl·ften run in maximum mode 
' ' 
with an 8288 bus controller decoding the 8088 status signals and 
outputting the control signals. The 8288 has a RD output delay 
of 10 to 35ns from the start of Tl. The maximum mode is used 
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The only problem with the 8288 is that the chip is expensive 
(about the same as the 8088 itself) and uses up very scarce PCB 
space or "real estate". For this, all it provides is faster 
control lines which still need to be decoded and altered to suit 
the timings of the X.25 card environment. 
Hence in the final design a PAL was used to implement the 
following functions: 8288 bus controller, I/O line decoding, 
address latching and cycle start and end control lines. 
Called the alternate mode and suggested by Intel for use in high 
speed dynamic memory interfacing (AP97 in the memory components 
book, Intel 1983), the status lines of the 8088 are directly 
decoded. Thus the control lines from the 8088 are all passed 
directly to PAL4. As well as a reduced package count, this 
hybrid mode (an 8088 minimum mode set up with an alternate 
timing) provides superior performance to both the min and max 
modes while still allowing easy connection of the 8256 multi 
function peripheral chip (see circuit diagram 6). 
A description of the circuit operation is now given. 
4.1.2 Memory request signal generation 
At the start of every memory cycle, the 8088 pulses the ALE 
(address latch enable) line to latch in the address. This, 
combined with the IO/M line can be used to indicate a memory 
request. Hence the /MREQEN (memory request enable) output from 
PAL4. 
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This line is then clocked on the rising clock edge in Tl to the 
/88MREQ signal. Note that this results in a signal 65ns before 
the start of T2 as opposed to up to 35ns after T2 for the 8288 
bus controller. This circuit is significantly faster than both 
the standard modes. 
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Fig 4.3 Speed comparison for various 8088 modes. 
While faster, this method does have its problems and critics are 
quick to point out the loose timings of the ALE signal. Hence 
the use of the F74 (with a setup time of 3ns compared to 20ns 
for the LS counterpart) to allow the ALE line ample time to 
stabilize in. The minimum inactive delay of ALE from the rising 
clock edge is not given so to make double sure the /MREQEN 
signal is latched in the PAL to give an equation of MREQEN = 
/IOM * ALE + MREQEN * /IOM * /88DOE (in all PAL equations, + is 
a logical OR while* is a logical AND). Thus all timings are 
guaranteed to be met for worst case propagation delays. 
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4.1.3 Other functions of PAL4: 
The address and data buffers are directly controlled by the bus 
control PAL discussed in chapter 3. However, due to lax timings. 
of the 8088 control lines, some timing requirements for the data 
buffer are not reliably met, hence the /88DOE and /88READ lines 
from the PAL4. 
The PAL also performs the I/O line decoding and latches the Al6 
and Al7 address lines which are multiplexed with status 
information. Without the use of a PAL this would have required 
a latch such as a 373, taking up a lot of PCB space. 
One interesting point to note here is the use of feedback lines 
·on the 16L8 PAL to latch signals. The usual terms are 
Al6= 88Al6 * ALE + Al6 * /ALE. These two terms cover the cases 
for ALE high or ALE low (Al6 latched) but not the case for ALE 
changing. This state is covered by a third term 88Al6 * Al6 as 
shown in the Karnaugh map below. The third term therefore 
ensures glitch free latching and is used in several of the PAL 
equations. By using the 16L8 PAL devices no extra circuits are 
required to implement the latching. 
A16, 88A16 ~-------------load latch 
00 01 
88A16 + A16 
0 0 
latch outputs 
1 0 0 
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4.1 4 The Clock Generator: 
The 8284A implements the ready, clock and reset logic for the 
8088, and its internal architecture is shown in fig 4.4 below. 
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Fig 4.4 The 8284A clock generator 
In the 8284A clock circuit logic note that the oscillator 
section can be separated from the 8088 clock circuit. The 
oscillator section provides the 18,432 MHz system clock used by 
the state generator circuit, producing a sharp clean clock 
signal. The clock for the 8088 was simply obtained from the PC 
bus via a schmitt trigger buffer. 
As the 8088. is not synchronized to the system clock, it becomes 
necessary to synchronize the ready line to the 8088. This is 
done by means of two flip flops inside the 8284A, with the 
second flip flop sampling the first one's output 70ns after it 
latches. The circuit is designed for synchronization, so there 
are no metastability problems. A similar circuit is used to 
synchronize the ready signal on the PC. 
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4.1.5 An 8088 Memory Cycle: 
The actual 8088 processor timings are given in the data sheets 
so, rather than repeat them here, a picture of an actual memory 
cycle is given. ·It is important to remember that no cycle is 
the same as the bus is shared by. several devices, all operating 
asynchronously. The picture shows two 8088 memory cycles with 
memory refresh cycle in between. 
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Fig 4.5 A Typical 8088 Memory cycle 
Looking at the above traces, the cycle starts with an ALE pulse. 
This is clocked on the rising edge of Tl to activate /88MREQ as 
described earlier in this section. After arbitration has 
completed, the memory cycle starts and the memory /RAS and /CAS 
lines are activated. 
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After accessing memory, the 8088 control PAL signals to the bus 
control PAL which in turn activates /END (see chapter 3). This 
terminates the cycle and the arbitrator is ready for the next 
request. The /88DOE signal, generated by the 8088 control PAL, 
is used to enable the 8088 data buffer. 
While the above cycle was taking place, a refresh request was 
pending. Thus the. next cycle to be executed is a memory 
refresh, indicated by the second /RAS pulse and the second /END 
pulse. Note how the refresh is slipped in during the remaining 
T4 of the 8088 cycle and the Tl of the next 8088 cycle, 
' 
resulting in the addition of only 1 wait state. Finally, the 
second 8088 cycle takes place. 
In conclusion, each bus cycle is a complex intermingling of 
various circuit blocks. Thus the 8088 bus cycle described 
involved the bus arbitrator and dynamic memory circuits as well 
as the 8088 logic itself• The memory circuit is described later 
in this chapter. 
Finally, note that the entire 8088 subsection (8088, buffers and 
PAL4) is optional and may be ommitted if the X.25 card has one 
X. 25 line or if the card is configured as a LAN (Local Area 
Network) card. In this case the 8088 processor on the PC's 
system board will control the·link level or LAN chip. Pull up 
resistors R4 and R8 ensure that the /88IOREQ and /88MREQ lines 
are deactivated in this configuration. 
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4.2 THE WD2511 LINK LEVEL PROCESSORS CLAPB) 
The biggest problem encountered when designing with the WD2511 
processors is their relative slow bus speed. A good deal of 
time was therefore spent trying to reduce the bus cycle duration 
to an absolute minimum. The required control logic is contained 
in PAL3, which is again the 16L8 type described in the last 
chapter. 
The first WD2511 processor may be replaced by a WD2840 or WD2807 
and the interface lines are accordingly brought out onto a row 
of wire wrap pins. The second WD processor is optional and 
together with its buffers need not be installed. Pull up 
resistors are used to ensure that the request lines are held 
inactive if the second WD processor chip is not mounted. 
A feature of the circuit, which proved very useful in later 
software development, is that the first WD25ll processor may be 
controlled either by the PC or by the card's 8088 processor. 
Thus the operation of PAL3 may be viewed from two aspects - its 
control of the WD25ll beinq accessed by the 8088 or PC and the 
WD25ll DMA cycles. The WD2511 I/O cycles are described first. 
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4.2.1 WD2511 I/0 Cycles: 
A WD2511 I/O cycle is indicated by the activit~ of /CS and /RE 
(a CPU read) or ;cs and /WE (a CPU write). Thus PAL3 need only 
be concerned with the chip select (CS) and buffer outputs enable 
lines, the write control line being supplied by PAL2. A typical 
CPU write cycle is shown below: 
nt~nr~m natg ~c...,nu' •. rPd Soc 20 
~. ~-:::1' ~ "----------~·- ·~ ~- - - -'-, 1986 09:41 
Sample Period 
Mag~1ifica.ticn 
rJagn i f'ol abOLlt 
Cursor mO\/es 
[ .l ] 0 >::: 
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1.848 ws time trig to x 
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Fig 4.6 The PC writing to the WD2511 Processor 
After arbitrating for a bus cycle, the /PCOE signal generated by 
PALl is activated on T4, putting the address and data onto the 
bus. The chip select line is lowered on T6 and raised on Tll, 
the data being then latched. This period allows for a 200ns 
data setup time which is required by the WD25ll. Note how the 
buffer enable line /WDlOE is kept active to ensure the data hold 
time· required by the WD25ll processor. 
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As well as the above timing considerations, one must also ensure 
a 500 ns period between a CPU write and the next DMA cycle and 
3 0 Ons between CPU writes. The former is achieved by only 
activating the PC ready line on TlO (hence the long /PCIOREQ in 
fig 4.6), which ensures a minimum period of 230 ns from the 
inactive edge of ;woes to the cycle ending (fig 4.6). There is 
then a delay of at least a clock period (55 ns) for the bus 
arbitration. As /DACK is activated on T6, or 275ns from the 
start of a cycle, this gives a total of 560 ns minimum between a 
write and a /DACK. Clearly the 300 ns between CPU accesses is 
also guaranteed. 
Calculations such as the one above were done for all major 
timing parameters. These calculations can be fairly long, 
especially as worst ·cases propagation delays of all the devices 
must be taken into account. They are however fairly easily re-
constructed by working through the circuit diagrams and PAL 
equations and so are not discussed here. 
The CPU read cycle is much the same as the write cycle described 
above, except that one must ensure an adequate data setup time 
for the CPU concerned. This was achieved by activating the 
particular ready line fairly late in the bus cycle. 
Finally, note that PAL3 controls the buffer direction (via 
/WDWRITE) as in a CPU write the buffer presents an opposite 
direction to that of a memory write cycle. Note also the /WDEND 
line from the bus control PAL which is used to completely 
disable the WD2511 bus buffers before the bus cycle is 
terminated. 
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4.2.2 W02511 DMA cycle: 
The main timing requirements stated in the Western Digital 
databook (April 1984) are 500ns between a DACK (DMA acknowledge) 
and the next CPU access as well as various data setup and hold 
times. However, on the chip's arrival an attached technical 
memo (Western Digital 1985) required two additional timing 
parameters (see Appendix F). The first was that the clock had 
to be exactly 2 MHz (rather than 0.5 to 2.1MHz) and the second 
was a 500ns period between OACKS. The circuit was modified to 
accommodate these. 
These 5o·ans delays are a slight problem as they make the W02511 
processor memory cycles rather long. The first means of solving 
this was to activate both the /DACK and /CS lines on the T6 
state. By allowing time from when these lines are deactivated 
to the end of the cycle, effectively only a single 500ns delay 
is required. (ie., the circuit ensures 500ns from one W02511 
operation to the next). 
The second means of reducing the WD2511. bus cycle time is to 
have slightly different read and write cycles. For the DMA 
read, memory is accessed as soon as possible with the data being 
valid of T15. The data is only latched during T18 {when. /DACK 
goes high) to ensure that the WD2511 data setup time is met. 
For the DMA wri.te, the problem is that one must allow a period 
of some 375ns from /DACK going active for the W02511 processor 
to put the data onto the bus. Hence the memory /CAS siqnal is 
delayed until T14, the dynamic memory latching in the data on 
the active edge of /CAS. 
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Finally, to check on the timing discussed above, one can 
calculate the minimum delay from one D~~ cycle to the next: 
25ns PAL propagation delay 
Tl8 to /DACK high 
lOns 
4 x 54ns 
1 x 54ns 
5 x 54ns 
max F74 delay clock to 
Tl8 
Tl8 to T22 
T22 to next Tl 
Tl to T6 of next cycle 
Sns min propagation delay 
clock to /DACK 
SlOns min from one DMA cycle to the next. 
Thus the SOOns delay between DMA cycles is safely met for worst 
case chip propagation delays. Note that a spare F7 4 flip flop 
was used to ensure that TlS appears promptly on the clock edge. 
Using the worst case delay of 32ns for the LS164 shift register 
would have meant a longer delay to /DACK going inactive and 
hence the circuit being unable to guarantee the required soons 
delay. 
Note that no time is wasted and the minimum time for the one 
cycle to end and the next bus cycle to begi.n is also taken into 
account in the calculation. Thus the arbitration delay is 
effectively put to use. 
c 
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Having discussed the timing problems involved with WD2511 
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Fig 4.7 A Typical DMA Cycle. 
This is a memory read cycle and is signalled by the WD2511 
processor activating the JDRQI line (for a memory write /DRQO is 
activated) • Having been granted the bus the /DACK line is 
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4.3 MEMORY. READY AND WRITE LOGIC 
So far we have looked at the various processors accessing the 
bus and memory. This section now looks at the memory itself. 
In order to achieve the large amount of memory required, the new 
256K dynamic memories were used in the circuit. The book 
Semiconductor Memories (Prince 1983) describes the various 
implementations with the diagrams below showing the main 
differences. 
TStoroge capacitor 
(a) Dynamic RAM 
v 







Fig 4.8 Memory cell structures 
The conventional static RAM is by far the easiest to design 
with, but due to the large number of transistors in a cell, has 
a low package density. In fact some 32 of the new 8K by 8 chips 
would be required to give a total of 256K, taking up at least 
half of the available circuit board space. 
Dynamic memories work by storing charge on a very small 
capacitor - typically 50 fF. Due to the small cell size, very 
high densities and a low cost per bit are achieved. However, 
there are several problems: 
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Firstly the charge leaks off from the capacitor and hence the 
memory must be continuously refreshed. It is up to the user to 
perform this refreshing, thus requiring extra circuitry. 
In early dynamic memories it was found that the decay of minute 
radioactive sources in the chip package material were resulting 
in a random memory erasure. A stray alpha particle travelling 
through a memory cell could cause ionization and discharge the 
storage capacitor. To counter this problem, manufacturers coat 
the chip die with a special substance which resists alpha 
particles (Prince 1983). 
However, alpha particle~ are still a problem and so most 
computer designs, including the PC, employ a system.of par~ty 
checking to d~tect any possible errors. Some system designs 
even go as far as implementing an error correction system using 
a special Hamming error correction code. The X. 25 card 
implements a parity checking system, which also serves to verify. 
that the DRAMS have not failed. 
A further problem with dynamic memories is that, unlike static 
memories, the address 1 ines are multiplexed. The first 9 
address lines are sampled on the falling edge of /RAS and the 
second 9 address lines are sampled on the falling edge of /CAS. 
Once again it is up to the user to ensure that correct address 
lines are presented to the DRAMS at the correct time. 
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In order to make dynamic memories easier to use, , several 
\ 
manufacturers have designed special memory controller chips, 
such as the Intel 8203 or 8207 and the Motorola MC 3480. For 
the X. 25 card design, PAL 2 implements the necessary memory 
control while refresh timing is obtained from the PC system 
board. 
4.3.1 Refresh Pipelining: 
One of the DMA channels on the PC system board is used for the 
memory refresh function. It is connected to a timer output and 
performs dummy DMA cycles at regular intervals, providing a 
relatively straighforward method to refresh the DRAMS. The 
refresh is available on the PC bus and hence a refresh cycle is 
very similar to that of a PC memory request. 
In the PC circuit, the DMA controller chip gets control of the 
bus by means of a hold request line, similar to the bus control 
alternative described for the X.25 card. Thus the whole bus is 
inactive while a refresh cycle is in progress, decreasing the 
bus bandwidth by approximately 7% (IBM technical reference) • 
Clearly if the PC has to wait for a X.25 card to finish a memory 
cycle its performance will be degraded. Furthermore, if there 
are 4 cards installed, they will all have to wait for the 
slowest card to be refreshed. Hence one quickly ends up with 
the whole system being slowed down with very long refresh 
cycles. 
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To solve this, the refresh cycles are pipelined. When the PC 
does a refresh, the PC bus control PAL intructs the lower 
address buffer to latch in the refresh address. Thus the PC 
does its refresh cycle without waitinq, irrespective of the 
activity on the X.25 card bus. The X.25 card then performs a 
refresh as soon as the current cycle is finished (a refresh 
request havinq the hiqhest bus priority). 
Thus, by utilizing the flexibility of the PAL chips, a very 
quick and efficient memory refresh is performed. From one of 
the previous pictures it was noted that the 8088 only had one 
wait state for the refresh cycle· to take place. 
4.3.2 Memory interfacing: 
PAL2 (see X.25 schematic, sheet 4 of 7) provides the memory /RAS 
and /CAS control lines required for the memory, with the row 
address beinq latched on /RAS and the· column address on /CAS. A 
problem here is that one must take into account the various 
delays to ensure that there is a stable column address when /CAS 
qoes active. Hence the use of the F series qates on the address 
select, /MSEL and /CAS lines. 
As an example, one can calculate the available column address 





clock period from T5 to T6 
FOO qate and Fl74 output skew 
max LS151 or LS158 qate delay 
for capacitive loadinq 
12ns absolute min (DRAM's typically require 0) 
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It is interesting to note how worst case delays soon mount up, 
with a full clock period quickly diminishing to 12ns. Note the 
added delay due to capacitive loading : 45pF for the DRAM chips 
(5pF per input) and lOpF for the tracks (using lpF per em). 
With the LS chips being rated for 15pF, there is an extra 40pF 
loading which represents a 4ns delay. The 33 ohm resistors on 
the memory lines are used to dampen the bus so as to avoid 
overshoots. 
For the WD2511· processors, an extra clock period was allowed 
between /MSEL and /CAS to allow for the increased skewness of 
the LS164 state generator,, the PAL and the inverters. -As the WD 
devices only use about 5% of the bus bandwidth (fully loaded at 
64Kbps) the extra delay is neglible. 
Finally, a clocked memory system is not the only solution; the 
PC for example uses a delay line. These are however very 
expensive and would only save a few ns in memory access time. 
Another solution, used in an IBM PC compatible design (Byte 
magazine Nov, Dec 1982) is to simply use a string of gates to 
generate the required delays. The problem here is that one has 
to rely on all chips having standard delays which seriously 
-
impares circuit reliability. 
The design method here was therefore to take into account all 
possible delays and design accordingly. Performance is then 
achieved by reducing the number of delays ( eg. /CAS comes 
directly on T6 with only the single FOO gate delay). Extensive 
memory tests carried out , on the X. 2 5 card' s memory have never 
resulted in failures. 
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4.3 3 Memory Map: 
To select the .top 2 address lines, a LS151 multiplexer is used 
giving the memory map shown below: 




8088 (channels status array, interrupt 
table) 
WDl buffers and WD2 (selectable) 
WD2 
8088 programs, downloaded from PC. 
Table 4.1 X.25 card Memory Map. 
Note that only the top 64K block need be dual ported with the 
PC, with the PC loading the programs into this area of memory. 
Jumper Jl is used to select the position of the second WD2511 
processor. Normally the link to ground will be used selecting 
the third memory block. Finally note that the card can also be 
used with 64K memory devices (configured by simply installing 
them) in which case the memory map above reduces to a single 
common 64K block. 
4.3.4 Ready Logic: 
As well as controllini the memory, PAL2 also generates the 
master WRITE lin~ (used by all bus data buffers except those of 
WD processors mentioned earlier) and the ready logic. 
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With the ready logic, it is important to note that the PC sees 
all memory as being normally ready, so the circuit must 
deactivate the ready line as soon as possible. This justifies 
the use of /PCREQ line to directly control- the I/O CHRDY line. 
Referring to the 8284A diagram given earlier, it is to be noted 
that an inactive edge of the ready line is only passed through a 
single synchronizing flip flop and so the circuit is able to 
generate the required setup time. The active edge of the ready 
line is given on T4 to ensure adequate data setup times for the 
8088 processors. 
Timing Wavefo~m Diaqram----------------------------------------- · - ~t~ 
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Fig 4.9 A typicaY PC memory access cycle 
Note the timing of the /RAS and /CAS lines relative to 
the Tl state line. One wait state was inserted in the 
memory cycle. 
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4.4 PC BUS INTERFACE LOGIC 
The PC bus interface block performs two functions: firstly it 
selects the memory orientation as seen by the PC and secondly it 
provides I/O registers for the actual control of the card. Once 
again, a PAL is. used to implement all the required logic 
functions (see listing of PALS equations in Appendix A) . 
4.4.1 Address decoding: 
The memory configuration is selected by jumpers J7 to JlO and 
jumpers Jl2 and Jl3. Jl2 and Jl3 determine how much memory is 







amount of memory 
64K 
128K 
open open 256K 
The actual address of the memory in the PC's memory map is given 
by J7 to JlO as shown below (fig 4.10) for a card with 128K dual 
















JlO(Al6) address range 
OFF OOlX 128 - 256K 
OFF OlOX 256 - 384K 
OFF OllX 384 - 512K 
OFF lOOX 512 - 640K 
Table 4.2 PC memory address decoding 
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Usually the card's DRAM will be located in the memory area from 
128K to the DOS limit of 640K and so the jumper configurations 
are only listed for this address range. Jumpers on the PC will 
also need to be set to tell the PC that more memory has been 
installed. Documentation on these settings is given in the 
Installation manual of the PC. 
If multiple cards are installed, as for the final traffic 
generator, each card will need to be located at a different 
' 
address range. Typically 128K would be dual ported in a system 
of three X.25 cards. T~gether with 256K on the PC, this brings 
the DOS memory to its maximum of 640K bytes. With the maximum 
of five cards installed, the amount of dual ported memory would 
need to be reduced to 64K. 
Thus the use of the card is very flexible and the actual 
configuration will depend largely on what is already installed 
in the PC and how many X.25 cards are used. 
A final note is that, when 256K of RAM is dual ported, J9 and 
JlO may be used to invert the order in which the PC sees the 
memory. Usually J9 and JlO will be off so that the order is the 
opposite as seen by the card's 8088 processor. ie. the card's 
program area appears as the lowest dual port memory block. The 
reasons for these settings are described more fully in chapter 
7. 
X.25 CARD CIRCUIT DESIGN CHAPTER 4: 29 
4.4.2 I/O Control: 
The PC controls the X. 25 card by writing to or reading from 
certain I/O locations. J6 allows the user to select from six 
possible I/O address :::anges, all of which are unused by the PC. 
The address ranges selected by J6 ·are given in the circuit 
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2F8-2FF tl.synchroncus Communications :Secondary) 
300-:31 F P~oto!ype Card 
320-32F Fixed Disk 
373-3/F Parallel Printer 
380-32F SOLC Communications 
3A0-3AF Reserved· 





3F8-3FF .'\synchronous Communications (P~imar;) 
Table 4.3 PC I/0 address map. 
Thus the user will need to check the I/O address map if 
additional optional cards are installed in the PC. The card 
address may be selected from one of six areas, ranging from 220 
to 2DF here. This is a reserved area but does not clash with 
any currently available IBM cards. 
I 
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The actual use of the I/O address map is given below in table 
4.4. The address values assume that J6 is in the top position 
(ie. 220 to 23F here). 
Address A4 A3 A2 Al AO IOR IOW action 
544 0 0 X X X 1 0 Reset card 
544 0 0 X X X 0 1 Enable card 
552 0 1 X X X 1 0 8088 NMI 
552 0 1· X X X 0 1 8088 Interrupt 
560 1 0 0 0 0 X X ] 
] WD25ll chip 
] registers 
575 1 1 1 1 1 X X ] 
Table 4.4 PC I/O address decoding. 
On power up, the circuit will be in the reset state, so the 
card's processors are disabled. This allows the card to be 












Asynchronous Cornmun;car;ons iSecondary) 
SDLC Communicat;ons 
Asvnchronous Commumcations (i'r;marv) 
SDLC Communic:Jtions 
5 Fixed Disk 
6 Diskette 
7 Parallel PrTnter 
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The final hardware configuration is that the circuit allows an 
interrupt request to be given to the PC. This may come either 
from the 8088 or the WD2511 processor (selected by J3) and is 
given on interrupt lines IRQ2 to IRQS (selected by Jll). As 
there are few interrupt lines, one must be particularly careful 
about clashes: no 2 is reserved, no3 and no4 are for comms. 
cards and noS is for the fixed disk (the other four lines on the 
PC are not available at all) . The current system does not use 
interrups as the exact time the PC updates a display is 
irrelevant. 
Picture of the test setup used to obtain 
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Finally, the chip has a programmable asynchronous communications 
interface. This turns the card into a true multifunction 
communications system, able to connect up to standard asynch. 
equipment as well as synchronous X.25 systems. 
4.5.1 The V.35 physical interface: 
According to Post Office specifications, the card interface 
adheres to the CCITT V.35 recommendation. The V.35 
specification is entitled "Data transmission at 48 Kbps using 
60-108KHz group band circuits" and only briefly describes the 
interface in an appendix. The actual pin allocation is defined 
in the ISO specification 2593 and is given in table 4.6. 
V.35 is an old standard, initially defined in 1968, and uses a 
mixture of balanced and unbalanced circuits. The signal lines 
(request to send, calling indicator etc.) use the standard V.24 
or RS232C specification while the clock and data lines use a 
balanced configuration similar to RS422. The circuit was 
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An interesting point about the interface is the clock signals. 
The clock is always supplied by the modem (or DCE) to which the 
DTE is connected. For the receive clock this is fairly 
straightforward but for the transmitter the DCE supplies the 
clock on SCT and looks at the data on the SCTE clock from the 
DTE (see circuit diagram 6). This arrangement ensures that the 
transmit clock is in phase with the transmit data. On the card 
J4 and JS allow the clock to be obtained from the MUART for 
initial testing purposes. 
-, 
Pin Function CCITT Direction 
circuit No. 
A Proter.tiv~ ground or P.arth 101 common 
B Signal ground or common return 102 common 
c Request to send 105 from OTE 
0 Ready for sending 106 to DTE 
E Data set ready 107 toOTE 
F Data channel received line signal detector 109 to OTE 
H Cvnnect data set to line 108/1 from DTE 
Data terminal ready 103/2 from DTE 
J Calling indicator 125 to OTE 
K F, - -
L F, - -
M F, - -
N F, - -
R Received data A-wire 104 toOTE 
T Received data B-wire 104 to OTE 
v Receiver signal element timing A-wire 115 to OTE 
X R~iver signal element timing B-wire 115 to DTE 
y Transmitter signal element timing A-wire 114 toOTE 
AA Transmitter signal element timing B-wire 114 to OTE 
p Transmitted data A-wire 103 from DTE 
s Transmitted data B·wire 103 from OTE 
u Transmitter signal element timing A-wire 113 from DTE 
z F, - -
w Tr:msmitter signal element timing B·wire 113 from DTE 
88 F, - -
cc F• - -
DO F, - -
EE F. - -
FF F, - -
HH N, - -
JJ N, - -
KK N, - -
LL N, - -
MM F - -
NN F - - J 
Table 4.6 Pin Allocation for V.35 Interface. 
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4.5.2 The RS 232 interface: 
Although V.35 was all that was required, the use of this 
interface limits the card to being used with high speed modems 
and communication equipment. Thus it was decided to also 
implement the more common RS232C standard. 
Both interfaces are brought out on the cards 50 pin connector 
with one of the pins selecting which interface is being used. 
Thus the user simply plugs in a different cable'to select the 
RS232 interface with the software being able to detect which one 
is present. For the transmit circuits (transmit clock and data) 
standard RS232 drivers are connected in parallel with the 
balanced ones. Clearly this cannot be.done for the receive 
circuits, so the balanced receivers are used for both RS232 and 
V.35 interfaces. The line receivers used are suitable for 
RS232, but unfortunately the 100 ohm termination specified for 
V.35 is far too low. 
To solve this problem, three resistors are wired into the RS232 
plug acting as a voltage divider. This arrangement reduces the 
load current to acceptable levels while at the same time 
magnifying the input hysterises of the 26LS32A receivers. 
The card supports all the RS232 signals required for connection 
to a synchronous modem (Witten 1983) allowing the X.25 card to 
be used for other applications, such as using the PC as a PAD. 
The asynchronous communication link is also buffered and brought 
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4.6 CIRCUIT DESIGN CONCLUSIONS AND TESTING 
The main design aspects of the X.25 card have now been covered. 
It should be noted however that the card design went through 
several versions before reaching the state described. Initially 
the card started off with 64K of memory and a single link level 
proc·essor but it was soon realised that, from a software point 
of view, 64K was rather restrictive. Also by putting two WD2511 
processors on the card, the overall cost of the traffic 
generator would nearly be halved. 
circuit design was done in TTL with the Western Digital 
application note providing the basic arbitrator circuit. It was 
only after reading through the literature that the problem of 
metastability was discovered and the WD design was consequently 
rejected. Most of the control logic required was redesigned 
around PALs. As well as reducing the chip count, PALs are far 
more versatile and allow for precise control of the card's 
operation. 
Having finalized the design, work started on the circuit beard 
layout. Although it took considerable time to design due to the 
circuit complexity, the circuit board does ensure easy 
manufacture of the X.25 card. This was particularly important as 
several cards would be required for the traffic generator and it 
allows the card to be built for other applications. Also, a 
circuit board is more reliable as it is less noisy and there is 
less chance of short circuits. This reliability is particularly 
important for a design using dynamic memories and having a 
multiple processor architecture. 
X.25 CARD CIRCUIT DESIGN 
Having designed and constructed the card, 
thoroughly verified using a logic analyser. 
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the system was 
A summary of the 
tests conducted is given in Appendix A, while the traces in this 
chapter depict typical bus cycles. As the card was designed 
taking into account worst case delays, no timing problems were 
encountered. Errors were however discovered in two of the PAL 
equations, but these were easily fixed' by reprogramming them. 
If a new card is constructed, it is strongly recommended that 
the tests be repeated as it is all too easy to make an error in 
entering the PAL equations. 
The card was designed primarily to have a high throughput for 
its 8088 and WD2511 processors. This was achieved with the use 
of the "alternate configuration" for the 8088 processor and by 
optimising the WD2511 processors to have the shortest possible 
bus cycle times. The circuit was also designed with reliability 
in mind and adequate timing margins are. allowed for critical 
circuit parameters such as the data bus control. 
The X. 25 card therefore provides a versatile high performance 
multiple processor system with required software being directly 
downloaded form the host PC. This software is described in the 
chapters to follow. 
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THE C LANGUAGE 
--------------
s.o far the overall design of the traffic generator and the 
required hardware have been considered. In chapter 4 the design 
of the X. 25 card was described. This chapter deals with its 
software requirements. 
The basic functions executing in the X.25 card are: the X. 25 
protocol, generating test packets and monitoring line activity. 
The layered structure of the software is depicted below. A 
separate program (X25TG) running on the 8088-PC, controls and 
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In this layered architecture each entity performs a specific set 
of tasks. For example, the test program will pass a 
primitive;event to the packet level requesting a call set up on 
a particular logical channel. The packet level requests a 
buffer from the operating system to build the call request 
packet. The buffer is then added to·the link level queue and 
finally presented to the link level. The link level adds the 
header and the frame check sequence before transmitting the 
frame over the V.35 interface. 
Software requirements: 
For the traffic generator application the main sof~ware 
requirement is high speed data transmission/capture rather than 
a complete implementation of X.25. Thus only the essential 
packet level services required by the traffic generator were 
coded. There is for example no need for a transport level 
interface as there is no transport level. It is however 
desirable for the code to be modular and written in a good 
structured language. 
, 5.1 THE C PROGRAMMING LANGUAGE 
Clearly the language choice is an important decision to make 
when writing a large piece of software. It would for example be 
inefficient to write complex scientific programs in COBOL, or 
business applications in FORTRAN. For this application the most 
suitable languages initially appeared to be Pascal or Modula 2. 
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The coding was in fact started in Pascal, but it was noted that 
almost all the modern commercial X.25 system boasted the use of 
the new "C" language e.g. "Portable-written in the language C" 
(TITN 1984). 
Numerous articles have been written on the use of c, with an 
issue in Byte magazine (April 1983) and, in PC ,magazine (March 
1984) devoted to modern languages. Perhaps one sentence sums it 
all up "Lean, fast, and powerful, the language c is emerging as 
the Ferrari of modern programming language for the PC". It was 
soon decided to change to c and this thesis is problably the 
first in the department to be written entirely in this modern 
language. Before continuing it is worthwhile to look at the 
development of c and what it offers and why it wa£ chosen for 
the traffic generator application. 
5.1.1 History of C: 
c was developed in the 1970's almost entirely at AT&T's Bell 
Laboratories. It started in 19 69 when Ken Thompson started 
developing the UNIX operating system, based on a slower and 
older operating system called MULTICS. The first versions of 
UNIX were written in assembler for a PDP mini-computer and so 
the operating system was not portable. To solve the portability 
problem, Thompson developed the B language. This was then 
modified and improved by Dennis Ritchie to become the c 
programming language. By 1980 almost all of UNIX was written in 
c, making it highly portable. 
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In 1981 the first ."commercial" UNIX system was released by AT&T, 
with the System V version being released in 1983. (For a good 
introduction see Thomas 1985). Since then UNIX has been ported 
to numerous computers and has become a popular operating system 
for new mini-computers such as the Digital VAX range. In 
addition, Microsoft has written a version of UNIX, called XENIX, 
for use on micro-computers such as the IBM PC. Thus UNIX and C 
developed hand in hand and the growing popularity of UNIX 
encouraged the use of c. In 1978 the definitive text 11 The C 
programming language" was published. The book, written by Brian 
Kernighan. and Dennis Ritchie of Bell Laboratories, is 
exceptionally well written as it clearly defines all aspects of 
the c language. Having a good standard also encouraged the use 
of c. 
Unlike Pascal, which was intended to be used as a model to teach 
structural programming, C was developed by a professional 
program developer and is therefore oriented towards the needs of 
the programmer. c is a "low level language" and allows the 
programmer to get close to the target processor while still 
providing the features (such as complex data structures) 
associated with high level languages. 
Because it is close to the processor, c compilers are very 
efficient. This feature is . very important for commercial 
programmers where execution speed helps sell the product. Many 
programms for the PC, such as Words tar and dDASE III, are 
written inC (Thomas 1985). Execution speed is particularly 
important for the traffic generator where, due to the high data 
rates, there is a lot of processing to be done. 
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5.1.2 Programming in C: 
Clearly the features described above make c ideal for wr;i. ting 
the X.25 traffic generator programs in. However, first one has 
to familiarize with the fairly terse C source code. 
A few general differences between c and other languages (eg. 
Pascal) are worth noting. Firstly, C permits and encourages the 
construction of terse source· code. A simple example is the use 
of "{" rather than the Pascal BEGIN, or the compact "for" loop 
statement (e.g. "for (linkno = O; linkno <2; linkno ++)") 
This generally results in short, compact programs. 
Secondly, c is not as strongly typed as Pascal. While this can 
be dangerous it does greatly increase the flexibility. It is 
the programmer's responsibility to effect the conversion (e.g., 
one must be very careful of the sign bit). On this subject, c 
can generally cast one data type into another as for example in 
this statement: 
rlook[O] = (struct buff table far *) (WDlTAB ADDRESS + 64); 
Here the address of the receive look up table of a WD2511 
processor is cast to a far pointer to a data structure. 
The above example leads to another distinguishing feature of c, 
its extensive use of pointers. These are manipulated via the * 
and & operators as follows: & returns the address of a variable 
while * treats its operand as the address of the ultimate 
target. 
eg. the statments px = &x 
y = *px 
are equivalent to y = x. 
(See Chapter 5 of c programming language, Kernighan 1978). 
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5.1.3 Program Structure 
c has a block structure similar to Pascal. One important 
difference is that c only has functions with parameters being 
passed by value. In order to update the actual variable, the 
programmer must pass its address to the function via a pointer •. 
As the traffic generator program has a large number of data 
structures, such as buffers, channel status, statistics etc., 
all type declarations were put into a file called OTYPES while 
the variable declarations are in a file OVARS (see Appendix A). 
These files are included in all program modules, with the actual 
structures being defined in the operating system module. The 
big advantage of this progam structure is that if an alteration 
is made, all program modules are updated. The proqram constants 
are similarly contained in several separate constant files (see 
Appendix G). 
One should exercise care when accessing data structures, as 
illustrated in the following code: 
extern struct buff control rcontrol (2](NO_REC_BUFFS]; 
for (i =0; i <=NO_REC_BUFFS; i++) 
rcontrol(O](i]. busy= FALSE; 
THE C LANGUAGE CHAPTER 5: 7 
This code, similar to that used in the program (see rbuff_unit 
function in SYSTEMS module), declares all buffers for a link as 
being free. The programming error in the code is that, due to 
the use of <=, it will initialize one data structure too many. 
c does not check array bounds and will overwrite whatever 
happened to be in the-way. Similarly, if a function in a 
different module has passed an 'int' but expects a 'long', it 
will simply take a 'long' from the stack. 
The traffic generator program therefore consists of several 
modules and a common set of data structures. All the variables 
are passed to the various functions when they are called. 
5.1.4 Programming technique: 
As c is very flexible, there are usually several methods of 
tackling a problem. An example (from Purdun 1986) is the code 
to set y to i if x equals 5, otherwise to set y to o. The usual 
constructs are 
y = O; 
if (X = = 5) 
y = l; 
A second method uses the ternary operator 
y = (X ==5) ? l = 0; 
Finally, a third method is to make use of the hierarchy of the C 
operators to give: 
y = X = = 5; 
Thus, proficiency in the language is a function of experience. 
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In this thesis the author tended to avoid the third method of 
coding. For example, there are often unnecessarily equates to 
TRUE, which are made simply to improve code readibility (e.g. if 
((master) . block == TRUE) ) . The ternary operator is however 
extensively used in the traffic generator programs. An example 
follows: 
work in = (++work_in == MAX_QUE) ? 0 work_in; 
This code increments the work queue pointer work_in, testing if 
it is equal to the maximum queue size. If true, then the 
pointer is set to o, otherwise it retains its new value. Thus 
the queue is circular in nature with a size given by the 
constant MAX_QUE. 
An interesting point to note here is the use of the ++ to pre-
increment work in rather than post-increment it as in 
work in = (work_in ++ == MAX_QUE) ? O: work_in; 
This performs the comparison before incrementing the pointer, 
giving the possibility of work_in being equal to MAX_QUE. This 
will result in accessing a non existing structure element with 
the corresponding unpredictable program behaviour. 
Thus c is a very powerful and flexible language and.is ideally 
suited to applications such as the traffic generator. so far 
this chapter has given a general introduction to the c language 
and program structures. 
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5.2 COMPILER CHOICE: 
Having looked at the development of c, its features and some 
typical P.rogram statements, the choice of compiler needs to be 
evaluated. There are literally dozens of c compilers on the 
market, ranging from small introductory versions to professional 
development systems such as the Microsoft c compiler. There 
were several factors why this package is most suited to the 
application and these are now discussed: 
5.2.1 Memory models: 
This first important criterion in the compiler choice is the 
question of memory models. This problem arises from the memory 
segmentation used by the 8086 family of processors as was 
depicted in the 8088 block diagram (see chapter 4) • The 
registers in the 8088 are 16 bits wide and thus only address 
64K. In order to access more than 64K, the particular segment 
register must be changed. The memory segmentation is a major 
problem particularly as the traffic generator data structures 
are spaced out over the card's 256K memory block. 
Early compilers limited the user to 64K of program and 64K of 
data. Today most professional compilers have a system of memory 
models and, for example, the large memory model of Microsoft C 
allows code and data to be accessed over the full mega byte 
address range. Microsoft C also allows the use of the FAR 
keyword, enabling one to use the small memory model while still 
being able to occasionally access far data structures. This 
useful feature is used in the traffic generator application. 
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5.2.2 Language continuity: 
As Microsoft also developed the DOS operat~ng system their c 
compiler is fully compatible with it the linker and other 
utilities. This is important as the code needs to be downloaded 
onto the card in a stand-alone configuration. 
available compilers supported stand alone code. 
None of the 
Also Microsoft c can be used directly with other Microsoft 
products, including Pascal, Fortran and assembler. 
5.2.3 Library functions: 
The C language does not support standard I/O facilities. 
Instead they are in a library. For example, all keyboard and 
display operations are performed by calling the relevant 
functions which in turn call the necessary BIOS routines. 
5.2.4 Conclusions: 
c is a very new language developed together with the UNIX 
operating system. It is a system's programming language and is 
ideally suited to writing programs for applications such as the 
traffic generator. Used on the PC it provides a very powerful 
programming environment with the ability to interface easily to 
the DOS operating system. Programs are both developed and run 
on the PC, making it easy to modify and upgrade the code. 
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SOFTWARE DESIGN 
---------------
Having looked at the C language and the overall concept of the 
software, this chapter looks at the actual traffic generator 
program design. The objective of the program is to generate and 
receive test data packets and monitor the line activity. 
There·are two ways of obtaining this objective. The first and, 
in the short term the simplest solution, is to lump all the 
programs into a monolithic unit. The program would loop around 
monitoring the status of the link level and creating test 
packets accordingly. The problem with this sequential approach 
is the difficulty of modifying or extending the software. Also, 
it becomes tricky to keep track of exactly what is going on in 
the system. 
The second solution, adopted for this project, is to have a 
layered software structure with each module implementing a 
specific set of functions. The modules then interact .by means 
of a set of shared data structures. A simple kernel program is 
then written to dispatch work from a work queue, thereby 
activating a specific module or process. Thus to extend the 
program, one just needs to add further modules to the existing 
ones. 
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actual traffic generator 
packet transmit 
packet received 
link level interface 
These modules, listed in appendicies D and E, are compiled to 
become the CARD run file which executes on the X.25 cards. 
Another program, X25TG, runs on the PC, controlling the cards 
and interacting with the user. Finally there are the data 
st~lcture and variable declaration files (appendix C) as well as 
several constant files (appendix F). 
structure is illustrated in fig 6.1 below. 
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6.1 Data structure declarations 
This is perhaps the most important compilation module. The flow 
of data (signals) conveyin,g information between 
processes/modules are instantiations of these data structures or 
types. 
The following data structures are declared (see Appendix C) : 
the work queue 
the buffers and buffer control structures 
the link level look up tables and queue 
the channel status array 
a statistics structure 
a control structure 
6.1.1 Locating data structures 
Several of the data structures, particularly those related to 
the link level processors, need to be located at specific memory 
addresses. For example, the memory look up tables must be 
located in the 64K block accessible by the WD2511 processors. 
As there is no locator in the Microsoft c package this 
represents quite a problem. An initial idea was to link in some 
form of assembly routine which would perform the necessary 
location. This method is however rather messy and would 
basically involve getting the c compiler to store the data 
structure in different groups, with assembler routines assigning 
the addresses to the groups. 
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A further problem is that c initializes all external data 
structures, resulting in a huge program. Perhaps even more 
serious is that, when several X.25 cards are installed, not all 
the shared memory is necessarily dual ported. This means that 
even if one could locate the data structures it would be 
impossible to load them. 
The problem was eventually solved. by simply utilizing the power 
of C. As mentioned in the last chapter, one characteristic of C 
is its extensive use of memory pointers to point to strings and 
othe+. data items. Thus one can easily use pointers to point to 
the required data structures and this led to data structure 
definitions such as: 
extern struct buff table (far* rlook[2]) [8]; 
This statement declares an array of 2 far pointers to an array 
of 8 structures. The actual structure, buff_table, is the 
memory look up table structure defined for the WD2511 
processors. The base structure address is easily assigned to 
the pointers and this was in fact done in the last chapter. 
In the data declarations it is generally important to note the 
use of the brackets. For example, the declaration 
extern struct chan_state (far* chans) [2][MAX CHANS]; 
refers to a pointer to an array of arrays rather than an array 
of pointers as above. The use of an array of two is a result of 
two link level processors per card. 
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Thus pointers provide a neat and easy way of locating data 
structures, while the 'far' keyword allows the structures to be 
located anywhere in the 8088 's memory map. To conclude, a 
typical memory map for the X.25 card is given below: 
3FFFF 
Assembler st~rt up routines .I 
3FFFO 
statistics and control data 






Link processor 2 buffers and 
Memory look_up tables 
Link processors 1 buffers and 
Memory look up tables 
Channels status array 
8088 interrupt table 
Fig 6.2 X.25 card system memory map 
I 
In practice, the system was configured to have a slightly 
different memory map to avoid having to reload DOS (see chapter 
7). This involved altering a hardware jumper so that the second 
link level processor shares the same 64K block as the first one 
(refer to appendix A for jumper settings). The channels status 
array was then located in the third 64K block leaving the first 
block free. Note the size of the channels status array - it is 
64K long with each element containing 32 bytes of data about the 
channel state. Thus the traffic generator can monitor 2048 
channels or 1023 per link (channel 0 is reserved). It is 
therefore primarily due to the large amount of available memory 
that the traffic generator can support so many channels (6 was 
the minimum required for the traffic generator) . 
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The type and variable declaration files (DTYPE and DVAR, listed 
in Appendix C) are used by all the traffic generator programs 
and are included in the files using the "# include" pre-
processor directive. Having a single file of variables outside 
of the function blocks allows for easy program updating. The 
external variables are defines in the VDEFS file, which must be 
included in one module, usually SYSTEMS. 
6.1.2 Data structure access time 
An important consideration with the data structures is the 
access time. Although invisible to the programmer, the compiler 
must produce assembler code to calculate the actual address of 
each· data element. Exactly what code is produced is very 
important for applications such as the traffic generator where 
speed is essential and data structures are used frequently. 
Consider accessing say the third element of a structure which is 
seven bytes long. The address is computed by using the integer 
multiply instruction 'imul' to multiply the structure length by 
the element number. The only problem is that the imul 
instruction is· one of the longest in the 8088 1 s instruction set, 
taking around 140 clock cycles to execute (iAPX 88 Book, Intel 
1981). Considering the large number of data structure accesses 
required, this will certainly use a lot of the SOBS's time. 
Furthermore, it makes no difference whether the data structure 
is near or far 1 7 bytes long or 240 1 the 'imul' is still 
required. 
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However, the Microsoft c compiler checks if the field length is 
a multiple of 2 and if so does a shift (taking 2 clock cycles) 
instead of an 'imul'. Hence wherever possible data structures 
have been constructed, to have a field length which is a 
multiple of 2 (e.g., the channel status array has a length of 32 
bytes) . Note that the compiler pack option must be used to pack 
the data structures otherwise all elements will be word aligned 
which could result in hole~ and a larger structure size. This 
is particularly important for the WD2511 memory look up tables. 
6.2 X.25 packet level: 
The X.25 packet handler is a complex but well defined protocol. 
The link level is fully implemented by the WD2511 processors, 
saving considerable development time. The packet level software 
requirement for the traffic generator is not too large. As the 
software is just sending and receiving packets, there is no need 
for an interface to the transport layer. In fact, after 
receiving a packet and updated the system status and statistics, 
the packet received module simply discards the received data 
field. Also, the software requirement was reduced by following 
the SAPONET X.25 specifications rather than the full CCITT X.25 
recommendation for (e.g. , only mod 8 packet sequencing is 
supported) . Thus the software by no means implements a complete 
X.25 packet handler. 
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6.2.1 Packet received 
The main function of the PACREC module is pac_received (see 
appendix D). The module is dispatched by the program 'systems' 
and gets the packet information from the work queue. 
This data, entered by the link level on reception of the frame, 
provides the packet received module with the link and buffer 
number of the received frame. As the packet buffers are not a 
multiple of 2 in length (e.g., the data field may be 256 bytes, 
but an extra 3 bytes are required for the packet header) , a 
• 
pointer to the buffer is first computed. 
Using this pointer, the packet header is read in and checked. 
If correct ( ie. mod 8 sequencing, not a datagram and channel 
number within the configured range) , a function is called to 
service the packet and control is passed back to 1 systems'. 
Thus the rest of the PACREC module just consists of the service 
functions, listed in the same order as they appear in the X.25 
recommendation. Note that the required information is passed to 
the functions when they are called. 
As an example, the data_packet function is called to service a 
data packet. Firstly it checks that the channel is in the 
correct state ( ie •. , data transfer state~ flow control ready) • 
If in the wrong state, the state error counter is incremented 
and appropriate action is taken (e. g., discard packet if in 
clear request state). 
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Having validated the channel state, the function calls the 
pr_seq_check and ps_req_check functions to check the receive and 
send sequence numbers. If correct, these functions update the 
channels status array. If there is a sequence error, then a 
function {chan-reset) is called to reset the logical channel. 
This resetting involves changing the channel state, resetting 
the channel sequence numbers· and adding a reset request to the 
work queue (PACTRANS will then build and transmit the packet). 
Finally, the packet level window is checked via a call to 
win check. If required, this function will send a RR packet to 
the DCE in acknowledgment. Having completely validated the 
packet, the statistics counter is incremented and control 
returned to the modules main function. Note that in a loop back 
test ( L e., DTE to DT.E) data is transferred in one direction 
only (e.g., from channel 1023 to channel l) and hence an RR 
packet is returned after every two data packets received. 
Thus a fair amount of processing is done on received packets. 
If a packet is received in the wrong state or an acknowledgment 
is required then an entry is made on the work queue for the 
packet transmit module. For resets and clears this is done by 
calling a function which adds the job to the work queue. As 
well as counting the types of packets received, statistics are 
also kept on the number of bad packets received and the cause of 
call clears. 
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In normal mode of operation the traffic generator is connected 
to a DCE, but for testing purposes it may be configured to "talk 
to itself". The following code, at the start of pac_received () 
allows for this: 
if((* master [linkno]).block --TRUE) 
len = NO CHANS - len + 1; 
If in loop back mode, then an incoming packet with channel 
number 1023 will be processed as channel 1. Similarly, a packet 
with channel 1 will be processed as channel 1023. 
Thus the PACTRANS module can transmit data packets on channel 
1023 with PACREC effectively processing them as channel 1. If 
an RR packet needs to be returned, then the ent~~ will·be added 
to the work queue and transmitted by PACTRANS. PACREC will then 
effectively process the RR packet on channel 1023 and will 
update the sequence numbers accordingly. Channel 1023 is 
therefore effectively communicating with channel 1 of the 
traffic generator. This is possible as PACREC is completely 
independant of PACTRANS with both getting channel information 
from the chans status array. Finally, note that, although DTE 
to DTE communication is not defined in X.25, the packet type 
coding does allow it (e.g., an incoming call and a call request 
packet have the same header). 
/ 
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6.2.2 Packet transmit: 
Once again, the module's main function pac-transmit is the only 
entry point. The function retrieves details from the work queue 
and unless a message was supplied by the traffgen module, it 
requests a free transmit buffer from the operating system. As 
there are typically 60 transmit buffers, this allows the 
transmit program to work ahead of the' link level, thereby 
ensuring a very high throughput. 
Having obtained a buffer, a function is called to build the 
packet. This is done by first calculating the buffer address 
and then filling in the required packet header and other 
information. The packet is then added to the link queue which 
adds the frame information and transmits it. If required, a 
packet level timer is started. 
Note the use of a very large transmit buffer. Typically each 
link level has nearly a full 3 2K of buffer space which is 
divided into a number of fixed sized buffers. The buffer length 
is set to 259 bytes allowing the maximum SAPONET data field 
length of 256 bytes. The use of large buffers helps keep the 
software modules independent of each other and allows for high 
peak data rates. To increase the throughput and simplify 
control, separate transmit and receive buffers are used, 
although these could easily be amalgamated to form a single 
buffer pool. 
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6.3 Operating system module: 
The module •systems' contains the executive that calls the 
various other modules. In addition, it manages the buffers, 
system timer and packet level timers. 
Following the example of the gateway project at the University 
of Strathclyde (Grant et al 1983), a simple executive is used. 
The program simply loops around calling various processes to be 
run, such as the link level module. or the packet received 
module. Each process runs to completion before returning. Thus 
if there is a job in the work queue for the packet transmit 
module, the required packet is fully built before returning 
control to the operating system. This ensures that all 
processes get a fair share of CPU time and that processinq is 
done sequentially. Furthermore it ensures minimal CPU overhead. 
Note that there are no real time requirements as the link level 
processors take care of that aspect. 
'Systems.• uses a simple first-in-first-out non-preemptive 
scheduler. Thus for example, if a l·ink level processor is able 
to acknowledge a block of packets, these are simply added to the 
work queue for later processing. Obviously some mechanisms to 
manage the work queue and buffers are required, the functions 
being provided by 'systems•. 
'Systems ' allocates and frees buffers keeping a count of the 
remaining free buffers. If the X. 25 card is gettinq behind in 
processinq received packets, then the particular link is 
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declared congested. A flag in the WD2511 register is then set, 
resulting in an RNR frame being sent to the DCE. Similarly when 
the transmit buffers start getting congested, the variable 
1 tcongestd 1 is set true and the traffic generator module will 
temporarily stop passing test messages to the packet level. 
As well as controlling the buffers, 1 systems 1 • also implements 
the system and packet level timer functions. The system timer 
calls the traffic_gen function at regular intervals so that 
calls can be set up and cleared at fixed times. Test packets 
·are also sent at multiple intervals of the system clock. 
Finally, 1 systems 1 contains all the traffic genera tor 
initialization functions. These functions initialize the frame 
buffers and channel control block as well as locating the far 
data structures. 
6.4 The traffic generator module: 
The traffic-gen function is called every 10 milli seconds and 
calls three functions to implement the traffic generation. 
(Appendix D). The first function looks through all the active 
channels and decrements the send timer in the chans status 
array. If it is time to send a test data packet, then an 
appropriate function is called. A standard test data packet is 
u·sed and is first copied into the buffer segment to be used. 
This is one of the reasons for having separate transmit and 
receive buffers - the test packet is copied into the buffers at 
initialization, so that only the first 20 bytes need be 
reloaded. 
1 
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The other two modules decrement timers to see when a call on a 
channel should be cleared or a new one set up. Thus the user is 
able to configure the number of logical channels to use, the 
call duration and the call interval as well as the number of 
data packets sent. 
The chans status array is used to store all the data about a 
particular logic channel e.g., channel state, packet sequence 
numbers, packet level timers and send timers. Each record is 32 
bytes long, with the whole structure being 64K. This allows for 
an extremely large number of logical channels - up to the 
SAPONET limit of 1023 per link (channel 0 being reserved). 
Usually PAD's and X.25 equipment support in the region of 20 
channels with the traffic generator specification requiring at 
least 6. Thus the traffic generator can easily handle a large 
number of users. Note that the extra processing required will 
to an extent limit the number of logical channels to one or two 
hundred, depending on the configuration (eg. the call duration) 
and what data rate is required. 
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6.5 Link level interface: 
This module is used to interface the WD2511 processor~ to the 
other modules. It looks after the initialization and monitoring 
of the link levels. 
When the WD2511 proces.sors need attention, such as after a frame 
has been correctly received, they signal the host by means of an 
interrupt and store the cause in the second status register. 
Although the hardware provides an interrupt facility, it was not 
used and the devices were simply polled. Polling maintains the 
sequential processing of the system and simplifies debugging. 
As the interrupt is only used to indicate an event, the service 
time is not important (e.g. , ':P to 7 frames can be received 
before the WD2511 sends an RNR frame). 
Status information in the WD2511 memory look up tables inform 
the WD2511 whether the particular buffer is free or not. The 
8088 checks to see if a frame· has been received and if so the 
buffer is added to the work queue for later processing by the 
PACREC module. This is why, when. viewing the sys.tems display of 
the traffic generator, at least 8 receive buffers will be 
activated per link. These buffers have been allocated and are 
waiting in the WD2511 receive look up table for packets to be 
received. On the transmit side, a call is made to buff_free to 
free the buffer and details of the next buffer are filled into 
the look up tables. The WD2511. processors have their own 
transmit queues (send_ queue) . 
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6.6 Software conclusions: 
This chap~er has looked at the overall software design, with the 
actual listings being given in the appendixes. The software has 
been written in modular fashions consisting of the systems, 
traffic generator, packets level and link interface modules. 
The data structures, listed in appendix c, are the key to the 
program operation. To summarize, the work queue enqueues jobs 
for the packet level modules; the buf'fer control structure is 
used by the executive which allocates and frees the transmit and 
receive buffers; the memory look up tables are used by the 
WD2511 processors and follow their, standard definition; the 
channel control block is used by all modules and stores the 
state of each logical channel; and finally the statistics and 
control structures are used to ·communicate with the monitor r.' 
program running on the PC. 
For program operation, the 8088 processor performs a loop, 
calling the main functions of each of the modules as required. 
These functions in turn call other functions to do the 
processing. Thus the basic operation of a particular module can 
be relatively easily understood by reading through the module.' s 
main function. 
The software meets the specification for the traffic generator 
and has been designed for high speed operation and the support 
of a large number of logical channels. Finally, the modular 
design approach and use of the c programming language should 
allow for easy software maintenance and upgrading. 
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PC PROGRAM 
This chapter describes the IBM PC environment and the X25TG 
program which runs on the PC. The program monitors and controls 
the card, displays system statistics and allows the user to 
configure the traffic generator. 
7.1 DOS Operation 
Before looking at th~ X25TG program it is worthwhile to look 
very briefly at some of the aspects and features of the MS DOS 
operating system. Several articles have been written on the 
operating system, with one of the best being "An inside look at 
MS-DOS" (Paterson T. 1983) written by one of the original 
designers. 





Fig 7.1 DOS structure 
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The BIOS is a collection of I/O routines permanently stored in 
the PC 1 s ROM (read only memory) • It therefore performs the 
actual disk access, keyboard fetch etc. The IBMDOS and IBMBIO 
serve to interface the 1 command. com 1 to the BIOS. These two 
files are loaded from the DOS disk on system startup. 
The actual program which the user interacts with is the 
command.com. This program is essentially hardware independent 
and is loaded from the DOS disk at system startup. As well as 
providing the common commands, such as DIR, it contains the 
basic er~?r trapping mechanism and allows other programs to be 
loaded and run. A characteristic feature of COMMAND is that 
consists of two parts - the resident and the transient sections. 
The resident portion contains the essentials while the transient 
portion, located at the top of memory, may be overlaid with an 
application program or data. This is why, for example, DOS must 
be reloaded after doing a diskcopy on a PC which has only 256K 
of memory installed. Note that the transient portion is located 
in the X.25 cards memory, so it may be necessary to reload it 
after running the traffic genera tor. 
configured so as to avoid this. 
The system was in fact 
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7.2 Program loading: 
To run the X. 25 program, one has to do the usual system bo.oting 
to get COMMAND installed. Running the X25TG program is then 
simply a matter of typing the program name but what about the 
programs for the X. 25 card? The Microsoft C package does not 
contain a locator and COMMAND loads programs only in the next 
free memory segment. 
To make matters wo.rse, the traffic generator programs may need 
to be loaded into several X.25 cards each located at different 
addresses. An initial solution was therefore to write code in 
the X25TG module to do the required loading. This could be done 
by making use of the EXEC DOS function call (see DOS technical 
reference manual, version 3.0 or 3.1). To do this one basically 
sets up the various parameters in the registers and then issues 
an interrupt type 21H to invoke the DOS function call. 
A simpler alternative is to load the X.25 card programs under 
control of the DEBUG utility. DEBUG is a standard DOS debugger 
and is documented in the DOS manual, together with EDLIN and· 
LINK. Furthermore, D.EBUG can also be used to load in the 
required assembler start up routines in the X.25 cards. 
7.2.1 BAT files and redirection 
The loading process is automated through the use of a short 
F.l.. 
batch file called TG.BAT (see appendix~). 
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DOS allows three different program file extensions, COM and EXE 
for programs which are loaded and run and BAT for text files 
containing commands to be executed by the operating system. 
Thus the DOS commands required for program loading and starting 
are stored in the batch file and the user simply types· 'TG' to 
start the traffic generator. 
For a system with a single X.25 card installed, 'TG.BAT' 
consists of the following two statements: 
debug X.25prog.EXE < startup.txt > null 
X25TG 1 4 0 
Note the use of the DOS redirection function, which is described 
in the DOS reference manual (IBM 1985). The reason for using 
this is that the batch file can only load the debug program - it 
cannot pass any commands to it. Thus these debug commands are 
stored in the startup file to instruct debug to perform the 
required loading by getting the program into memory and then 
copying it onto the installed X.25 cards. 
Finally, when debug has finished, the X25TG program is loaded 
and started. Hardware configuration parameters are passed to 
X25TG to enable it to calculate the I/O and memory addresses of 
the cards and to start them running. From there onwards the 
program monitors and controls the cards and displays the 
statistics. 
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7.2.2 Program startup 
The standard DOS utili ties provide an easy to use, easy to 
modify method of loading programs onto the X.25 cards. However, 
there is still one further problem: the program itself is 
structured to run in a DOS environment rather than stand alone. 
When control is passed by DOS to a c program, it is actually 
passed to a startup routine which then calls the main function. 
This startup routine basically sets up the environment and 
provides error trapping mechanisms. When called a program is 
allocated all available memory and thus, for example, one of the 
first things the startup routine does is to release all unused 
memory. Clearly for the traffic generator such facilities are 
not required, particularly as the program. requires no I/O 
facilities. 
Hence· the program is simply started by calling the main function 
directly. The only alteration required is to select the compile 
option. inhibiting the stack check routine (see Appendix J). A 
short assembler routine is loaded into the top of the card • s 
memory to initialize all the 8088 registers before calling main, 
which is located at address 30002 in the card's. memory map. 
Thus when the card is enabled, the 8088 jumps to address JFFFO, 
executes the startup routine and then jumps to the traffic 
generator program. 
·., : ,., 
\ 
This loading scheme is only possible because a small memory\ 
model is used so all the code, data and stack are present in a 
single 64K segment. 
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There are therefore no interseqment calls to worry about. The 
data structures which are located in different memory segments 
(WD tables, buffers and channels status array) are all 
referenced via far pointers which are initialized by the cards 
operating system. The card's startup routine loaded by the PC 
therefore only needs to initialize the four segment registers 
and jump to the start of code. 
As well as the startup routines, a short interrupt service 
routine is also loaded. currently, as interrupts are not used, 
this routine does a register dump and then halts. This routine 
is used primarily to assist in program debugging, but can easily 
be replaced by other routines at a- later date. 
Rather than having a separate assembly . program module, the 
assembler statements for the startup and interrupt modules. are 
just listed in the startup.txt file and are directly coded into 
memory by the 'debug• utility. This allows for very easy 
modifications with the only disadvantage being a second or so 
extra load time. It also means that all. that is required for 
complete software maintenance is an IBM PC and the Microsoft C 
compiler package. 
In conclusion, the user starts the traffic generator by typing 
TG. The batch file loads- all the traffic generator programs and 
the assembler startup routines. The program for the PC is then 
loaded and control is passed to it. All hardware configuration 
parameters are stored in the TG.BAT file with notes in Appendix 
G describing how to select different configurations. 
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7.3 The X25TG program 
Following the program loading method, the program which runs on 
the PC, 'X25TG', is now described. There is only one program 
module and this is listed in Appendix B. Note that this program 
is completely independent of the others - it runs in the MSDOS 
environment and is intended to interact with the user rather 
than implement X.25. 
When invoked, the hardware configuration parameters are passed 
to X25TG in the form of a series of digits. The first digit is-
set to 1 if the traffic generator is being used in a loop back 
mode ie. , DTE to DTE communication. Then follows a list of 
address block numbers for the installed cards and a list of I/O 
bank numbers. The program automatically calculates how many 
X.25 cards are installed (eg. X25TG 1 4 o means that there is 
one X. 2 5 card in loopback test mode with control structures in 
the PC's fifth 64K memory block and the cards I/O select jumpers 
set to the first location- refer to Appendix G). 
Thus the first function called by the program is the one- needed 
to compute. the addresses of the shared memory. More precisely 
it calculates the address of the statistics and control 
structure values in the X. 25 cards, assigning the addresses to 
an array of pointers. These two structures enable the, 
intercommunication between X2 5TG (under 'MSDOS 1 ) and the 
programs running in the x. 25 card. (under 'systems 1 ). 
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The actual I/O addresses of the cards are also calculated and 
the X. 25 cards are then started. Finally, if an invalid 
hardware configuration was passed (e.g., told that card is in 
the PC ROM area), then the program aborts with an error message. 
7.3.1 Statistics display 
After X25TG initialization the program executes a loop 
displaying information on the console (see Appendix B) • There 
are a total of four different displays, each showing various 
aspects of the traffic generator operation. The displays 
offered are listed below with the user being able to select a , 
different display at any given time. 
Note that the statistics on each display are continuously 
updated throughout the operation of the traffic generator·. 
1. Main display for overall. system totals 
2. Systems display 
3. Packet level display 
4. Link Level display 
to monitor the. actual operation 
of the cards 
for packet level statistics 
for link level. statistics 
In addition to the above, the user may also select a 
configuration display which. may be used to alter traffic 
generator parameters, (eg. number of logical channels to use) at 
run time. Hence the user also has full control of the operation 
of the traffic generator. 
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7.3.2 statistics updating 
Two problems were encountered in updating the statistics. 
Firstly, one has to ensure that the X.25 card is not updating 
the statistics at exactly the same time as they are being read 
and secondly one needs to update the current display as opposed 
to scrolling up a new one. 
To solve the first problem a software semaphore was used.\ The 
program sets a flag to signal the particular X.25 card. When 
the card acknowledges, the program reads in the required 
statistics and then releases the card. This system is also used 
when changing the card control parameters. 
The second problem was a little more tricky as the· Microsoft C 
package has no functions to manipulate the. screen. Thus. while 
one can easily write to the display, there is no provision for 
clearing it or positioning the cursor. One possible solution 
was to make direct calls to the display part of the BIOS, but 
this gets rather. complicated and reduces program portabil.ity 
(IBM has copywrite of the BIOS routines and therefore entry 
points may be different on compatible computers). 
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The DOS technical reference manual was therefore consulted with 
chapter 2 describing the use of the "extended screen and 
keyboard" control. Basically this involves installing a device 
driver called ANSI.SYS. This driver, which comes standard with 
DOS, provides a whole set of cursor control sequences and 
provides a very neat and easy method of controlling the cursor. 
Thus the actual text of the screen remains static with only the 
figures being updated. If the user selects a new display, then 
the screen is first cleared before being written to. Note that 
ANSI. SYS must be installed by including the command "device 
=ANSI.SYS" in the DOS configuration file CONFIG.SYS (see 
Appendix G) • 
The statistics screens are updated once every two seconds, with 
a c library call being made to get in the time. As the time of 
the last display updating needs to be remembered, a static 
variable is declared in the function. This is a useful feature 
of C. One can declare a static variable which is completely 
private to the particular function. Furthermore the variable 
may also be initialized. Another application of this is the 
main display function which must remember the starting time in 
order to compute the average data rate. The following code does 
this with the initialization only being done on the first call 
to the display function: 
static long start time =O; 
if (start_time ==0) 
start time= time(NULL); 
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The keyboard buffer is regularly checked to see if the user has 
requested a new display. Note that the buffer is being polled 
and not the keyboard so it does not make the slightest 
difference if, for example, the user hits a key just as the 
display is being updated. DOS will also process key sequences 
such as control brea:k. Thus, as with the display functions 
everything is built on top of DOS and there are no assembler 
routines. This makes the traffic generator program portable and 
so it may be run on any IBM PC compatible computer. 
7.3.3 Conclusions 
The X25TG program was written in a modular fashion with the 




The program provides the user with four different statistics 
screens displaying the activity of the traffic generator as well 
as a configuration screen. 
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SYSTEM TESTING 
The first unit of software to be tested was the X25TG program 
which runs on the PC. This involved getting the screen layout 
correct, ensuring that the screen selection method worked and 
checking that the statistics were updated properly. Print 
statements were then inserted to check that the program was 
computing the correct card's memory addresses and could control 
the cards properly. Next the configuration screen was debugged 
and tested. 
The X25TG program is menu driven with the user being able to 
select what screen he wishes to view. To quit, the X or ESC may 
be hit and the user is returned to DOS. The main point about 
this testing is that it is relatively straightforward. The 
problem arises when trying to debug the X.25 programs running on 
the X.25 card. 
8.1 Testing on the PC 
Even though the X.25 card is installed in the PC, it is still a 
completely separate entity and thus a development system with an 
8088 emulator would be required to debug the program. This is 
where one hardware feature of the X.25 card was particularly 
useful - one of the WD2511 processors I/O control registers are 
dual ported with the· PC. Thus, for initial testing, all 
-
proqrams can be run. directly on the PC with only the following 
restrictions: 
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1. One link instead of two 
2. Clock from PC timer rather than MUART 
3. Lower data rate as only a single 8088 processor 
is active. 
This implies that all the PC debugging· tools were available, 
with the high level language symbolic debugger 'CODEVIEW' being 
the most effective. This menu driven program, designed for use 
with the Microsoft C package, allows one to perform all the 
debugging directly on the C statements. For example one can 
load in -a program module and set a breakpoint at a particular C 
statement. When the program is run and has stopped at the 
breakpoint, one can single step through the C statements 
monitoring program execution. Alternatively, one can step 
through the assembler code corresponding to the C statement 
viewing the processor registers. 
Setting a breakpoint in the PACREC module one could for example 
monitor exactly what packets were being received and on what 
logical channels. The first few packets would always be the 
call requests on channels 1, 2, 3 etc. Then these would be 
intermingled with call accept packets on channels 1023, 1022 
etc. A little later the large data packets would start coming 
through. Similarly on the transmit side, one could trace 
through exactly what packets were being built. 
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An example o~ one problem encountered was that, by observinq the 
traffic qene~ator packet level display, a larqe number of reset 
packets were beinq received. Usinq Codeview to monitor the 
PACREC module showed that indeed this was the case, the cause 
beinq traced to packets with invalid sequence numbers. Further 
tracinq revealed the problem to be in the RR function of the 
PACTRANS module - an ' & ' had been used in place of a I when 
constructinq the receive sequence numbers. 
Thus the cards hardware architecture of multi port memory and 
the dual ported I/O reqisters of the WD25ll processor allow the 
PC to be used as: the complete software development system. The 
use of the latest debuqqinq packaqe for the PC qreatly assisted 
in initial software testinq. 
8.1.2 Testing configuration 
When runninq proqrams on the- PC's- 8088 processor instead of the 
cards, a few chanqes are required specifically : 
1. Data structure address: constants are different 
(ADDRESS.CON, listed in appendix F) 
2. The· PC proqram must call the systems proqram and 
all initialization must be done in the PC 
proqram (X25TG.C) 
3. The main function of the systems proqram needs 
alterinq as does the timer function (clock from 
PC rather than the MUART) (SYSTEMS.C) 
The above are the only three modules requirinq chanqes. 
SYSTEM TESTING CHAPTER 8: 4 
The standard method of configuring is to have different 
functions which are called depending on the configuration. 
However, this leads to problems as only one main function is 
allowed per c program. 
The solution to this was to use the # if preprocessor directive 
eg. #·if TESTING== TRUE 




This code causes the function to be given a different name at 
compile time, while the actual function contents remain the 
same. All that is therefore required to run the program on the 
PC is to set the TESTING constants to TRUE (in SYSTEM. CON) , 





System congestion flag 
Active receiver buffers 
Active transmit buffers 
REC. ERROR COUNTERS: 
Number of state errors 
Number of seq. errors 
Number of rec. errors 
PROGRAM STATUS : 
Test data packet length 
Time traff. gen. active 
Prog. flag (buff_find) 
X . 25 TRAFFIC GENERA TOR 








1 mins 18 sees. 
17339 0 
Display options: S: system, P: packet level, L: link level 
C: configuration, X: exit, other: main ... >s 
Fig 8.1 A typical traffic generator display 
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8.2 System memory maps 
The memory maps in fig 8.2 show the configuration for one X.25 
card installed in a PC with 256K on the mother board (the PC dip 
switches would be set to 512K memory total). This is the 
configuration for normal program running ie. programs being run 
































card startup routine 
control and stats 
structures 




WD2 mem tables 
WDl buffers 
WDl mem tables 
(free) 
8088 int.table 
X.25 card memory map 
Fig 8.2 System memory maps 
i 
Note that the memory map is not altered if the programs are run 
on the PC's processor instead of the card's 8088 CPU - only the 
address constants are changed. The actual addresses used are 
given in the ADDRESS.CON file (see Appendix F). 
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The hardware configuration chosen was to have .the x. 25 card 
memory blocks (64K) appear the opposite way round in the PC's 
memory map (Jll and Jl2 on), eg. to the cards 8088 processor the 
code appears in the top 64K block (30000 to 3FFFF) while in the 
PC' s memory map it is the lowest dual ported block (refer to 
appendix F) • Other configurations are possible but this one 
allows the card's programs and startup routines .to be loaded 
lower down in the PC's memory map. 
In the initial tests, it was found that 32K of buffer ·space per 
link was more than ample - allowing around 60 transmit and 60 
receive buffers per link (259 bytes per buffer). Usually there 
were only around 12 active receive buffers (8 in the WD2511 
,' 
receive look up table) and 4 transmit buffers when operating at 
64Kbps. The only time the buffer usage did increase a lot was 
when the frequency of the transmit clock was reduced by 
adjusting the signal generator. This meant that the link could 
not transmit fast enough and so the transmit buffers started 
queueing up until the congestion limit of 40 was reached at 
which the traffic generator stopped sending test data packets. 
{Note that the number of active buffers is displayed on the 
systems display of the traffic generator. Also note that a 
fairly long call length is required as buffers are flushed when 
a call is cleared). 
Thus jumper J3 was closed so that the second WD2511 processor 
shares a 64K block with the first processor. This meant that, 
in the PC's memory map, the top 64K is free and so the transient 
part of COMMAND need not be reloaded after the traffic generator 
program is run. 
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8.3 Test results 
The system was set up for loop back testing on one link with the 
RS232 cable being connected to a "breakout box" to monitor the 
line activity. The loop back connections· were set in the 
breakout box with a signal generator providinq the timing. The 
system was tested in this configuration, making sure that the 
statistics displays were showing· roughly what was. expected. The 
debuggerwas·also used to examine the packets received in order 
to double check the statistics. 
The following system configuration was used: 
Number.of logical channels: 10 
Number of packets. per call : 80 
Call lenqth :. 10 seconds 
:Interval between calls on same channel 2 seconds 
Together with a test packet length of about 120 bytes, this 
should give a data rate of approximately 64Kbps. Observing the 
main traffic generator display, one would see the· number of 
calls jump up by 10, the number of data packets go up, followed 
by 10 more clears. At this stage the number of active channels 
would go down (depending on when the display was, updated) as all 
channels become· deactivated for a period of about a second. 
After this the next batch of calls is sent and the cycle is 
repeated. 
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It was also observed that RR packets were being transferred to 
acknowledge the received data packets. As the packet level 
window size was set to 2, there is approximately one RR packet 
for every two data packets. Note that there are actually 
slightly fewer RR packets as not all data packets will have 
resulted in an RR packet when the call is cleared (eg. if the 
logical channel has received one data packet since the last RR 
was sent). This operation is correct as the RR'packets are used 
for flow control rather than error recovery. 
To check the error control mechanism in the link layer a simple 
line corrupter cir·cuit was· built and inserted in the line. The 
result of this test was to verify that the link level FCS error 
correction and retransmission did not affect the packet level 
statistics. On the link display the number of frames received 
with a bad FCS was seen to increase as the frequency of the 
pulse generator (used to gate out the RD line) was increased. 
B> 




Number of active links 
Number active channels 
Number of data packets 
PACKET TOTALS: 
Total calls set up 
Total DTE call clears 
Number of RR packets 
LINK TOTALS: 
Total corrupted frames 
Total link timeouts 










Display options: S: system, P: packet level, 
C: configuration, X: exit, 
L: link level 
other: main ... > 
Fig 8.3 The traffic generator main display 
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The traffic genera tor was also connected to a commercial PAD 
(configured as a DCE) to verify the operation of the packet 
handler. Thus the traffic generator would send a call request 
to the DCE, receiving a call connected packet to enter the data 
transfer phase.. The test packets were then transmitted to a 
port of the PAD. Note that the PAD initializes the packet level 
by sending a restart packet to the traffic generator, this being 
reported on the packet level statistics display. 
Also important is the system configuration. For example the PAD 
used supported 16 asynch ports, with the port number 
corresponding to the X. 25 logical channel number. Thus it is 
necessary to configure the traffic generator to set up a call on 
say channel 8 rather than 1.023 (done by changing the NO CHANS 
constant in the SYSTEM.CON file). The called DTE address of the 
. 
traffic generator (in PACKET. CON) must also be set to the 
configured address of the PAD. Note that the port sub-address 
should also be included in the called address field and the PAD 
configured accordingly. 
8.3.1 Speed tests 
As the primary requirement of the traffic generator is to 
support a number of high speed (64Kbps) links, data througnput 
tests are important. As the program runs slower when running in 
the debugging environment, the program was relinked and executed 
as a standard program under DOS. The result was a maximum 
throughput of only SOKbps on a single link, which is far from 
adequate. 
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The reason for this slow speed was due to the fact that the PC's 
8088 processor was used to run the display program as well as 
the traffic generator programs. It was found ~at the display 
updating in particular took up a large amount of the CPU time, 
and one could actually clearly see a flicker in the transmit and 
receive LED's on the breakout box when the display was being 
updated. This was due to the 1 ink level processor sending a 
continuous stream of flags. 
The main reason for the long display updating is that it is all 
being done on a high level. For example, the X.25 program calls, 
a function. to output a string of characters to the display. 
This function (eg. cprintf) processess the data and in turn 
makes interrupt calls to IBMDOS which finally calls· the BIOS 
routines which do the actual display updating. In addition, the 
ANSI.SYS device driver intercepts the calls to IBMDOS, to provide 
the cursor positioning and screen clearing functions (again 
actually executed by the BIOS routines - refer to BIOS routine 
listing in the hardware reference manual). While the above is 
completely transparent to the actual program, it does use up a 
lot of CPU time. 
As well as display updating, the PC's 8088 processor also has to 
do such housekeeping chores as. updating the system clock and 
servicing the keyboard, which again take up time. Thus the· X.25 
card's 8 088 processor is vi tal to the success of the traffic 
generator project~ Accordingly the· TESTING flag was, set FALSE 
and. the program was recompiled to run on the X.25 card. 
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8.3.2 Final speed tests 
In addition, two other alterations were done to improve 
execution speed. Firstly, some of the 'int• declarations in 
functions were replaced with •register int• declarations. This 
results in the variable being stored in either the SI or DI 
registers of the 8088 rather than in memory. Thus instead of 
taking two memory cycles to access the variable, the CPU can use 
it immediately. The register variables are particularly useful 
for variables which are used often in a function, such as 
linkno. The program assembler listings were also checked to 
ensure that most of the ' imul' instruction had been replaced 
with shifts. Finally, the code was compiled using the 
optimisation feature of the compiler. 
This time the traffic generator was configured to support. 20 
logical channels rather than the 10 used previously. This 
results in more packets than the card is capable of sending. and 
thus one may monitor the buffer activity. The siqnal generator 
frequency, used for the line clock, was set to 100 KHz. 
From the main display, the· tota~ data rate was around lSOKbps or 
75Kbps per link. Reducing the signal generator frequency to 
80KHz caused no change, while reducing it further resulted in 
the number of active transmit buffers increasing and the data 
rate decreasing. Tests were also done using larger numbers of 
logical channels· with similar results. Thus the traffic 
generator meets the speed requirements with a safe margin. 
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8.4 Traffic generator design validation 
Having designed the traffic generator, one can look back and see 
whether the correct design decisions were made. In particular, . 
was it worthwhile to put an 8088 processor on the X.25 cards or 
would it have been easier just to use the PC to control the link 
level processors? Also, could the card have been designed with 
just say 16K of static memory in place of the 256K of multi-port 
memory? These questions are important as a great deal of the 
project time was spent on the hardware design and optimising the 
circuit for high speed operation and flexibility. Was this work 
actually necessary? 
From the test results, it is clear that, had the PC's CPU done 
all the controlling, it would never.have been able to support 
more than two links at 64Kbps. Even to achieve such data rate 
extensive software modifications to control the keyboard and 
display would have been required, reducing program portability. 
Thus the 8088 processor on the card allows the traffic generator 
to meet the required throughput and allows all software to be 
written on an "upper level", making full use of available 
library functions. 
Similarly the large amount of multi-port memory allowed the 
traffic generator to support the large number of logical 
channels and have large buffer area. Other hardware features 
also proved very useful, particularly the ability to download 
all software and to run the programs on the PC for testing 
purposes. 
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CONCLUSIONS 
The objective of this thesis was to design a high speed traffic 
generator capable of supporting from four to eight 64 Kbps 
lines. The design approach was to use an IBM PC as the base of 
the system with several high performance X. 2 5 cards being 
installed in the PC' s expansion slots. Five cards may be 
installed in a PC (3 in older models) or compatible computer for 
a total of ten X.25 lines. 
Use was made of the WD2511 link level processors to implement 
• 
the link level of X.25, while the remaining software was written 
' in the modern C language. There are four statistics displays 
displaying a super set of the required statistics as well as a 
configuration screen which may be used to change test parameters 
at run time. The software supports several hundred logical 
channels per X.25 card, although only six were required in the 
original specification. 
The traffic generator designed meets and exceeds the original 
project requirements. In addition, the use of a good high level 
language and a modular software· structure allows for easy 
software upgrading. All programs are directly loaded from the 
PC's disks onto the X.25 cards so the software development can 
be done on the PC without requiring additional facilities. 
Also, the ability to bypass the cards 8088 processor and 
directly control one of the card's link level processors from 
the PC allows one to use modern debugging tools such as the 
codeview program. 
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As well as being easily enhanced, the programs are also 
portable. All I/O is performed through the DOS operating system 
while the use of far pointers allows for the aqcess of data 
structures located at specific memory addresses. On the 
hardware side, the use of a printed circuit board ensures card 
reliability and easy manufacture. The multiple processor 
architecture and multi-port memory allows a variety of X.25 
communications applications to be supported. 
9.1 Enhancing the traffic generator 
At the time of write up, the following enhancements were being 
implemented: 
1. Extending the traffic generator configuration 
screen to allow the packet level window size, 
called DTE address field and the test data 
packet length to be selectable at run time. 
2. Increasing the throughput by streamlining the c 
source code for the minimum execution time. 
3. Writing the memory initialization function, 
which. would mean· that only 64K of the card's 
memory need be shared with the PC. 
4. Further testing of the packet level software, 
particularly with regard to how it copes with 
packet level procedural errors. 
Other improvements could also be made, but the biggest 
enhancement would probably be to combine the X. 25 traffic 
generator with a commercial link analyser package. 
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Rather than supply a complete computer as part of the test 
equipment, some manufacturers supply a small communications card 
and a software package which runs on the PC. This reduces the 
cost of link analyser as the user is buying the software package 
without having to purchase a dedicated computer system as well • 
. Examples of such products are the Datahawk line monitor from 
Renex and the Feline package, locally distributed by.Duxbury 
Transmission Equipment. 
A feature of the X.25 traffic generator design is that the X.25 
cards run completely independent of the PC - they have their own 
processors, memory and system clocks. Thus once the traffic 
generator is started, another program can be run on the PC. 
Furthermore, if the other program is also "well behaved" (ie. 
loads properly under DOS) it is possible to have both the 
traffic generator display program and the link analyser program, 
loaded and run under a windowing environment, such as the 
Microsoft windows package. The user could then switch between 
running the traffic generator display and the link analyser 
programs. 
The only alteration required for the traffic generator to run in 
·the above environment would be to set the hardware configuration 
so that the X.25 cards reside in unused memory areas out of the 
DOS 640K range in order to allow the commercial package adequate 
memory. A typical setup could then be to have say three X.25 
cards installed (providing six 64 Kbps links) wh.ile the 
commercial link analyser package monitors one of the links. 
Thus one would effectively be combining the raw data throughput 
and processing power of the traffic generators X.25 cards with 
the software expertise of a commercial package. 
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9.2 Other applications of the X.25 card: 
Although primarily designed for the traffic generator 
application, the X.25 card is flexible and can be configured for 
a variety of networking functions. 
suggested below: 
9.2.1 Bringing X.25 to the PC 
A few possibilities are 
Perhaps one of the biggest problems with SAPONET is the relative 
difficulty in connecting to the network. The user must buy ·an 
expensive PAD to implement the X.25 and associated protocols. 
Alternatively, PAD facilities at the Post Office exchanges may 
be hired, but this means that the end to end communications path 
is once again susceptible to errors. Thus there is a need for a 
low cost PAD and the X.25 card can be used as a PAD for the PC. 
A user could then connect up to SAPONET via an X.25 to X.25 
multiplexer (to reduce the port charges). 
The card would be configured with a single link level processor 
and RS232 interface. Thus all the hardware for the project is 
complete and the software structure and basic packet level is 
provided. Additional software would need to be written to 
implement X.29 and upgrade the packet level. This software 
could be developed and tested on the PC using the c language and 
making use of the Microsoft C library functions. 
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As well as connecting a single PC to SAPONET, other cards could 
be installed in the PC to make it into a more general purpose 
PAD. Although the software requirement would be very much 
larger, this configuration could effectively use the processing 
power of the X.25 card to turn the PC into a high performance 
communication subsystem. 
On the other side of the coin, the 8088 processor could be 
removed from the card and the circuit slightly altered to 
achieve- the lowest possible cost. With a realistic software 
requirement, this would provide a low cost solution to linking 
remote PC workstations to central hosts. 
9.2.2 Local area networking 
Work is currently being done on designing a local area network 
for the department, based on the token passing protocol. This 
protocol provides- good performance at a modest cost and, as for 
X. 25, Western Digital produce· a special VLSI processor chip to 
implement the link level of the network (Stieglitz 1982). This 
chip is used in the proposed departmental network. 
The token passing processor has virtually identical pinouts to 
the W025ll and may be installed on the X.25 card. For low cost., 
the 8088 processor could be omitted leaving the card with just 
the token passing processor and 64K of memory installed. The 
lines drivers would be omitted and a special cable interface 
would need to be· plugged onto connector 3 on the X. 25 card. A 
network node address input would also be required. 
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Thus the X.25 card is easily modified to become a LAN card 
suitable for connection to the proposed network. Upper level 
software would be run on the PC's processor, while the 64K of 
dual ported buffer memory would ensure adequate system 
performance. on the software side, the latest version of DOS 
(DOS 3.1) supports networking (Data Comms. Nov 1985) while the 
token passing processor implements the lower software level. 
However all the middle layers of software would still be 
required, perhaps based on current commercial programs. 
The card could also be used as a network file server, with the 
8088 and 256K of memory being installed to improve performance. 
As data can be DMA'ed directly to the cards buffer memory, the 
host PC would still be able to do other tasks. With 3 0 mega 
byte hard disks now common place, a PC makes an excellent low 
cost file server. Finally, the Microsoft c compiler provides a 
complete library of functions for file locking, releasing etc. 
and so eases the software requirement. 
9.2.3 As an X.25 gateway 
A much more ambitious project from the software point of view 
would be to link the LAN to SAPONET. Here one could either have 
a single X.25 card with both an X.25 and token passing processor 
installed, or alternatively two X.25 cards could be used. While 
the hardware is complete, the software requirement for such a 
project would be large. 
,, 
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9.3 concluding remarks 
The topic of this research project was the design of a high 
speed X.25 traffic generator. The project requirements are 
detailed at the start of chapter 2. The main requirement was a 
v.ery high data throughput and work was accordingly focused on 
the design of a high performance X.25 card. 
Each .card supports two high speed X.25 lines, using two WD2511 
processors for the physical levels of X.25, while an 8088 
subsystem implements packet level functions and overall contr.ol. 
t 
This multiple processor design provides adequate processing 
power and accordingly the speed requirements of the traffic 
generator were met. Up to five X.25 cards may be installed in 
an IBM PC or compatible computer for a total of 10 X.25 lines. 
All programs were written in the c language with a modular 
design allowing for software upgrading. With four statistics 
screens and a configuration screen, the monitoring requirements 
of the traffic generator were met. In addition the traffic 
generator can support a substantially larger number of X.25 
logical channels than were required. 
Thus the x.2s traffic generator design described in this thesis 
meets all the original project goals. In addition the design is 
flexible in nature, providing scope for future development. 
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HARDWARE APPENDIX 
-----------------
A.l PAL equations 
The equations for the five PAL devices are listed in numeric 
order. All equations are in the standard PALASM format (see PAL 
handbook). 
(IC4, circuit diagram 1) 
PAL16L8 PAL DESIGN SPECIFICATION 
PALl S. J. ASPIN 10/05/1986 
BUS CONTROL PAL 
X.25 COMMS. CARD (U.C.T.) 
T22 T6 T4 T8 MSl MS2 T2 MSO RDRV GND 
88END /880E PCREQ /MOE /WDOE /END /PCOE /PCDOE /WDEND VCC 
IF(VCC) 880E = T2*MS2*MS1*/MS0*/88END*/END*/RDRV 
+ T2*T4*MS2*/MS1*/MS0*/88END*/END*/RDRV 
IF(VCC) PCOE = T2*/MS2*/MS1*/MSO*/T8*/END*/RDRV 
+ T2*/MS2*/MS1*MSO*PCREQ*/T8*/END*/RDRV 
+ T2*T4*/MS2*MS1*/MSO*PCREQ*/END*/RDRV 
IF(VCC) PCDOE = T2*T6*/MS2*/MS1*/MSO*/T8*/END*/RDRV 
+ T2*T4*/MS2*/MSl*MSO*PCREQ*/END*/RDRV 
+ T2*T4*/MS2*MS1*/MSO*PCREQ*/END*/RDRV 

















;88MREQ buff enable 
;88IOREQ 
;REFREQ buff enable 
;PCMREQ 
;PCIOREQ 
;Reset REFREQ line 
;PCMREQ data buff 
;PCIOREQ data buff 








;Reset cycle end 
;Deactivate last 
;Normal cycle end 
;Reset end from PC 
;Reset failure end 
;Reset failure end 
;Latch end signal 
;Ensure restarted 
HARDWARE APPENDIX A: 2 
(ICS, circuit diagram 4) 
PAL16L8 PAL DESIGN SPECIFICATION 
PAL2 S. ASPIN 10/05/1986 
Memory, ready and w.rite logic PAL 
X.25 COMMS. CARD (U.C.T.) 
TlO T9 Tl4 T12 T4 T17 /PCWRITE MSl MS2 GND 
MSO /88RDY /PPCRDY /RAS /88READ /WRITE /WDWRITE /PCAS /PMSEL VCC 
IF(VCC) RAS = T4*/T9*/MS2*/MS1*/MSO 
+ T4*/T9*/MS2*/MS1*MSO 
+ T4*/T9*MS2*MS1*/MSO 
- + T4*T9*/T17*/MS2*MSl*MSO 
+ T4*T9*/T17*MS2*/MSl*MSO 










IF(VCC) 88RDY = T4*MS2*MS1*/MSO 
+ TlO*MS2*/MS1*/MSO 
IF(VCC) PPCRDY = T4*/MS2*/MS1*MSO 
+ T10*/MS2*MS1*/MSO 



















: WDlREQ read 
; WD2REQ read 












;Latch the WRITE line 
HARDWARE APPENDIX A: 3 
(IC7, circuit diagram 3) 
PAL16L8 PAL DESIGN SPECIFICATION 
PAL3 S. ASPIN 10/05/1986 
WD2511 CONTROL LOGIC PAL 
X.25 COMMS. CARD (U.C.T.) 
T6 /WDEND FT18 A16A6 MS2 MSl Tll MSO /DRQOl GND 
/WRITE /DACKl /WDWRITE /DACK2 /WD2CS /DRQ02 /WDlCS /WDlOE /WD20E VCC 












IF(VCC) WDlOE = /A16A6*T6*MS2*/MS1*/MSO*/WDEND 
+ T6*/MS2*MS1*/MSO*/WDEND 
+ T6*/MS2*MS1*MSO*/WDEND 
IF(VCC) WD20E = A16A6*T6*MS2*/MS1*/MSO*/WDEND 
+ T6*MS2*/MS1*MSO*/WDEND 
IF(VCC) DACKl = T6*/FT18*/MS2*MS1*MSO*/WDEND 
IF(VCC) DACK2 = T6*/FT18*MS2*/MSl*MSO*/WDEND 







;8088 read or write 
;PC read or write 
;WD mem read or write 
;8088 read or write 
;WD mem read or write 
;WD mem read or write 
;WD mem read or write 
;WDl memory write 
;WD2 memory write 
;Latch the WDWRITE signal. 
;ensure last to deactivate 
;8088 read from WDl or WD2 
;PC reading from WDl 
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(IC13, circuit diagram 2) 
PAL16L8 PAL DESIGN SPECIFICATION 
PAL4 S. ASPIN 10/05/1986 
8088 CONTROL PAL 
X.25 COMMS. CARD (U.C.T.) 
/880E IOM 88A17 ALE 88A7 88A6 /88RD DTR /88WR GND 
88A16 /MUART /88DOE 88END /MREQEN A16A6 A17A7 /88READ /88IOREQ VCC 
IF(VCC) 88IOREQ = 88WR*IOM*Al7A7 
+ 88RD*IOM*Al7A7 
IF(VCC) MREQEN = /IOM*ALE 
+ MREQEN*/IOM*/88DOE 
IF(VCC) 88READ = /DTR*ALE 
+ 88READ*/ALE 
+ /DTR*88READ 
IF(VCC) 88DOE = 88WR*880E 
+ 88RD*880E 
IF(VCC) MUART IOM*/88A7*/88A6 














;8088 write to WDl or WD2 
;8088 read from WDl or WD2 
;Signal· a memory request to F74 
;Latch the request on 88DOE 
;Sample the DTR line of the 8088 
;and latch it 
;Ensure a glitch free latching 
;8088 data buffer controlled by 
;the 8088 WR and RD lines 
;8088 accessing MUART registers 
;Sample the A17 line 
;Latch it when ALE goes low 
;Ensure a glitch free A17 latch 
;Sample the A7 line 
;Ensure a glitch free A7 latch 
;Sample the A16 line 
;Latch it when ALE goes low 
;Ensure a glitch free A16 latch 
;Sample the A6 line 
;Ensure a glitch free A6 latch 
;8088 cycle ends when the WR 
;and RD lines are deactivated 
;Allow for WR.RD active delay 
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PAL16L8 PAL DESIGN SPECIFICATION 
PAL5 S. ASPIN 10/05/1986 
PC BUS INTERFACE PAL 
X.25 COMMS. CARD (U.C.T.) 
A3 /IOSEL MEMSEL /DACKO /IOR /IOW A4 /MEMR - /MEMW GND 
RDRV /PCWRITE /PCDOE /RESET NMI SIGNAL /REFREQ /PCMREQ /PCIOREQ VCC 
IF(VCC) PCMREQ MEMSEL*MEMR*/DACKO 
+ MEMSEL*MEMW*/DACKO 
IF(VCC) PCIOREQ = IOSEL*A4*IOR*/MEMW 
+ IOSEL*A4*IOW*/MEMR 
IF(VCC) REFREQ = DACKO*MEMR 
+ DACKO*MEMW 
;PC memory read 
;PC memory write 
;PC I/0 read 
;PC I/0 write 
;DACKO signals a refresh 
+ REFREQ*/PCDOE*/RDRV ;Latch the REFREQ signal 




















A.l.l PAL programming 
;Write PC data to memory or to WD1 
;lOW is active during DMA reads 
;Write during a refresh 
;Reset line from PC bus 
;Reading I/0 location gives a reset 
;RESET*/(IOSEL*/A4*/A3*IOW) 
;Latch RESET signal until the PC 
;writes to the I/0 location 
;NMI= IOSEL*/A4*A3*IOR 
;use ORs for active high output 
;NMI restarts 8088 programs 
;PC reads I/0 location for a NMI 
;SIGNAL= IOSEL*/A4*A3*(IOW+SIGNAL) 
;use ORs for active high output 
;General purpose interrupt to 8088 
;Latch for adequate MUART hold time 
The PAL equations must first be compiled by the PALASM program 
·(for this thesis this was done using the P20 command on the 
departmental PDP computer) . The resulting hex file is then 
downloaded to the PAL programmer (see BSc. thesis by Sherlock, 
1984 for details on the PAL programmer). Note that when 
programming, PAL devices from MMI need a lower verify vel tage 
than do PALs from other manufacturers. 
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A.2 WD arbitrator design 
This is the arbitration and state generating logic from an 
application note by Western Digital for the WD2840 
(WD25ll/WD2840 handbook, 1984). This note described a circuit 
to connect a WD2840 device to a computer system using 8K of dual 
port static memory. The circuit was analysed and found to have 
reliability problems. The design in this thesis solves these 
problems and is presented in chapter 3 with comparisons being 
made to the WD design. 
NC 
NC 
TACDRQ 4 D 87 NC 175 Q C1M 
FROM HOST 5 D ' 0 
MANCHESTER C500K NC D 0 C250K 
NC 9 D 0 Fc C125K 3 
41DLE 
>-+-•NC 








T6 2C>-18 i'6 
LS240 
T7 4C>-16 i7 +SV 
TB 6~14 T8 
:1119 
STATE GE:~ERATOR 
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A.3 X.25 card assembly notes: 
The PCB is double sided, through-hole plated and solder masked. 
The edge connectors are gold plated. Dimensions are given on 
the layout diagram and the board should be cut to the smallest 
possible tolerances. Before actual construction, the board 
should be usefully checked for possible shorts. Construction 
follows in the usual manner, using the location diagram to 
locate the components. It is strongly recommended that sockets 
be used for all ICs. 
Due to the space problems when laying out the PCB, the following 
jumpers .need to be installed: 
1. +5V at centre of PCB (ie. ~ower track from pin 20 of IC 




Extra ground line near edge connector 
to hole next to pin 8 of IC 48. 
pin 10 of IC 47 
/88READ line to 8088 data buffer 
pin 1 of IC 42. 
pin 18 of IC 13 to 
MUART clock line centre of J2 to pin 17 of IC 45. 
5. Pullup for IC 11 input : R5 to pin 14 of IC 11. 
Due to a misunderstanding that pin 12 of the 16L8 PAL devices 
could be used as a feedback input, the following layout errors 
occurred: 
i) On PAL 1 (IC 4) pin 12 needs to be swapped with pin 15 
ii) On PAL 3 (IC 7) pin 12 needs to be swapped with pin 16 
iii) on PAL 5 (IC50) pin 12 needs to be swapped with pin 16 
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Before soldering in the 50 way connector, it is recommended that 
the metal cover be drilled and cut first. This will ensure that 
the cards is easily slotted into the PC. Finally, note that the 
crystal X2 is mounted using picture mounting tape (ie. double 
sided adhesive strip). 
All ICs, with exception, are installed vertically with pin l at 
the top left hand corner (see location diagram). 
A.4 Hardware configuration 
Having constructed an X.25 card, it will be rnecessary to 
configure it prior to installation in a PC. The configuration 
is performed by setting jumper switches Jl to Jl3. This section 
looks at the jumpers in ascending order, giving the function of 
each, together with the default setting. The component location 
diagram should be consulted to locate the jumpers on the X.25 
card. A reference is also made to the circuit diagram in which 
the jumpers appear (diagrams.are in chapters 3 and 4). 
Note that all jumper setting diagrams are drawn viewing the card 
from the component side with the edge connector on the right 
side ie., the same orientation as used for the component 
location diagram and card photo. 
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A.4.1 Jumper J1: (circuit diagram 4)' 
This jumper selects into which 6 4K memory block the second 
WD2511 processor (IC 36) is mapped. The jumper has two settings 
defined as follows: 
~ on The second WD2511 processor is mapped into 
memory block 1, sharing it with the first WD2511. 
~0 off: The second WD2511 processor is mapped into 
memory block 2. 
The default setting is on, giving the card memory map as 
depicted in fig 8.2. 
A.4.2 Jumper J2: (circuit diagram 6) 
Selects the clock frequency supplied to the MUART device. This 
clock is divided down by the MUART and used for its timers and 
the baud rate of the asynch. communications line. 
~ on : MUARTCLK is 3,072 MHZ (the default setting). 
~ 
off: MUARTCLK is 1,536 MHZ 
A.4.3 Jumper J3: (circuit diagram 5) 
Selects whether the first WD2511 processor (IC 32) can give an 
interrupt to the PC or not. 
!IDI closed 
lolo W open 
WD1 can give an interrupt to the PC. (see 
J11 setting for which interrupt line is 
used). 
WD1 cannot interrupt the PC. 
Default setting is open. This jumper may be closed if the card 
does not have its own 8088 processor installed (eg. if being 
used as a low cost LAN card). 
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A.4.4 Jumper J4: (circuit diagram 6) 
Selects the clock source for the transmit signal element timing 
of the physical interface for WD2. 
~ on : clock supplied by the MUART on the X.25 card (only 
used for initial testing of the MUART and WD2511 
processor) • 
G1Uill off: transmit clock is supplied externally from the DCE 
or modem to which the card is connected. 
Default setting is off. An external clock (from a signal 
generator) should be supplied when doing loop back testing. 
A.4.5 Jumper J5: 
Same function and settings as for J4, but for interface 1. 
A.4.6 Jumper J6: (circuit diagram 5) 
X.25 card I/O address bank selection. This jumper selects which 
I/O address range in the PC's I/O map the particular X.25 card 







0 0 5 
L.___J 
I/O range (hex) 
220 - 23F 
240 - 25F 
260 - 27F 
280 - 27F 
2AO - 2fF 
2CO - 2DF 
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Notes: 
a) Each card installed must have a unique I/O 
location. 
b) If additional non IBM cards are installed in the 
PC their I/O location should be checked to avoid 
possible overlaps (see table 4.3 for the IBM 
PC's I/0 map). 
c) The I/O block number used should be entered into 
the TG.BAT system startup file (see Appendix G). 
A.4.7 Jumpers J7 and J8 (circuit diagram 5) 
These select into which 256K memory block the X.25 card is to be 
mapped, according to the table below: 
J7 J8 address range 
setting: on on 0 - 3FFFF hex 
lor olj on on off 40000 - 7FFFF 
j£QI oJ off off on 80000 - BFFFF 
off off coooo - FFFFF 
The default setting is. J7 on and J8 off (for a PC with 256K 
installed on the motherboard and the X. 25 card supplying a 
further 256K) . 
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A.4.8 Jumpers J9 and J10: (circuit diagram 5) 
The setting of these jumpers has a dual meaning, depending on 
whether J11 and J12 are open or closed. For J11 and J12 closed 
(only 64K of the cards memory dual ported with the PC), J9 and 
J10 select the location of the dual ported 64K block according 
to the table below. 
setting: 
jo P oil on 












00000 - OFFFF 
10000 - 1FFFF 
20000 - 2FFFF 
30000 - 3FFFF 
Note that the address range refers to the base address selected 
by J7 and J8. 
If 256K of the cards memory is accessible by the PC (J11 and J12 
open), then J9 and J10 may be used to vary the order in which 
the cards individual 64K blocks are mapped into the PC's memory 
space. The options are 1 is ted in the table below (as a 
reference, the card's 8088 processor always sees the memory 
blocks in the order 0,1,2,3,). 
J9 J10 memory block order 
setting: on on 3,2,1,0 
io K>~l on on off 2,3,0,1 
llo ol o I off off on 1,0,3,2 
off off 0,1,2,3 
Usually J9 and JlO will be on, simply reversing the memory block 
order. 
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A.4.9 Jumpers Jll and Jl2: (circuit diagram 5) 
These select how much memory is dual ported with the PC 
according to the table below. 
Jl2 Jll amount dual ;EOrted mem. 
~open closed closed 64K 
I& oil closed closed open 128K 
open open 192K 
open open 256K 
For a single card installed in a PC, Jl2 and Jll will usually be 
open. 
A.4.10 Jumper Jl3: (circuit diagram 5) 
This selects which of the PC's available interrupt lines it to 





As interrupts are not used in the traffic generator 
configuration, this jumper is simply left open. 
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A.4.ll Address selection: 
The physical address of the X.25 cards is set by jumpers J6 to 
Jt2• This section summarises the address selection procedure. 
a) Set the cards I/O address via J6. 
b) Determine the amount of dual ported memory 
required and set Jll and Jl2 accordingly. 
c) Select the card address via J7 to JlO. 
d) Edit the TG.BAT file so that the traffic 
generator programs are loaded to the correct 
locations (see Appendix F). 
e) Set the PC's dip switch so it can use the shared 
memory (see IBM installation manual). 
This completes the· address selection. 
A.4.l2 Circuit options 
If only a single WD processor is required, then ICs 16,31,34 and 
35 need not be installed on the- card.. If the 8088 is not 
installed, then ICs 13,38,40,42 and 45 should not be installed. 
Pullup resistors ensure that the memory request lines are 
deactivated. 
If 64K of memory is all that is required, then 4164· DRAM chips 
may be installed in pJ.ace of the 41256 devices •. 
Finally, if the card is to be used for other applications (eg. a 
token passing LAN card), then the appropriate WD processor 
(WD2840 for a LAN, WD2507 for ss no. 7) should be installed in 
place of IC32. The physical level interface lines. are available 
on connector 3 (see component location diagram and circuit 
diagram no 7). 
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A.S X.2S card Testing procedure: 
The first test is to do a continuity check on the PALs and other 
important chips. Next a high speed logic analyser (an HP 1630 G 
was used), set to 10ns sample intervals, will be required to 
carry out the tests below. Note that tests should preferably be 
conducted in the order shown: 
A.S.1 PALS CPC bus interface logic: 
Program PALS and insert it and the relevant logic (except, the 
data buffer IC47) onto the card. 
Connect the logic analyser to monitor the /IOW, /IOSEL, /RESET 
and SIGNAL lines. Load BASIC on the PC and use the statements 
OUT S44,0 and A = INP(S44) to check that the reset line can be 
latched· and unlatched. 
check the SIGNAL line. 
An OUT SS2,0 statement can be used to 
Next connect the logic analyser to look at /REFREQ, /PCMREQ, 
/PCIOREQ and /PCWRITE. As statements such as OUT S60,0 or A=INP 
(S60) will allow the I/O request logic to be checked. For a 
memory test, give the commands DEF SEG = 16.384 and POKE 10,0 to 
check the memory request and write lines. The /REFREQ line 
should pulse active with a period of around 1S micro seconds. 
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If any tests do fail, check for correct I/O and memory address 
jumper selections. If other tests are done, note that /IOW goes 
low together with /DACKO and /MEMR. This is because the DMA 
chip on the PC also activates the I/O write line when doing a 
memory r.ead (DACKO used for refresh). 
A.5.2 PALl (Bus controller) : 
With PALl, PAL2 and the bus arbitrator and state logic inserted, 
connect the logic analyser to monitor /PCIOREQ, /PCOE, /PCDOE, 
/END. Once again a cycle can be initiated from BASIC via say 
A=INP(560). Check for connect cycle operation in particular the 
/END line pulsing low after /PCOE and /PCDOE have been 
deactivated. The cycle should be around 1040 ns long or five 
CPU cycles of 210ns. 
If these tests are passed, then the remaining logic may be 
inserted with the exception of all the data buffers. 
A.5.3 PAL2 CDRAM Controller): 
Monitor the /PCMREQ, /RAS, 1 CAS and /MOE lines and write to 
memory via DEF SEG=l6384 and POKE 10,0. Check for connect /RAS, 
/CAS and /MOE timing (refer to fig 4.9). Note that /RAS goes 
high prior to /CAS to conserve power and ensure an adequate 
precharge time. 
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The second test is to monitor the /REFREQ, /PCDOE, /WRITE and 
/MOE lines, checking that /WRITE changes state after /PCDOE and 
/MOE have gone inactive (note that /WRITE is latched on T4 to 
ensure this- see PAL2 listings). During a refresh cycle, check 
that /WRITE is active and that /PCDOE pulses active the end of 
the cycle to unlatch PALS. 
If everything is working, insert the data buffers (IC15 and 
IC43) and adjust the DIP switches on the PC for an extra 64K of 
memory. When the system is rebooted, the dynamic memory will be 
initialized and the transient part of DOS loaded onto the card. , 
The DOS CHKDSK command may be used to verify that the memory has 
been dual ported. 
A.5.4 PAL3 CWD2511 controller>: 
Monitor the /PCIOREQ, /PCOE, /WDlOE and /WDlCS lines and write 
to the WD2511 processor. Check the timings against the PAL 
listings eg. /WDlOE comes llOns from /PCOE-on T6 and /WDlCS is 
low for around 275ns from T6 to Tll. 
Next monitor the /WRITE and /WDWRITE lines for connect polarity 
(During I/O accesses /WDWRITE will have the opposite polarity of 
/WRITE). Note that a DMA cycle cannot be checked until the 
connectors are set up - the WD2511 sets up the link before going 
to the memory look up tables. 
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A.5.5 · PAL4 (8088 Control): 
The basic test for the 8088 is to monitor the ALE, /88MREQ, 
/88DOE and /MOE lines {see fig 4.5). A typical cycle will be 
around 1050ns, indicat~ng one wait state. Other tests should 
also be done, particularly t9 monitor the /88DOE and /88READ 
lines. From the trace note that only 1 wait state is required 
for a refresh while an adequate RAS precharge time of around 
220ns is-allowed {see fig 4.5). 
A.5.6 Final Tests: 
Having checked the basic circuit operation, the remaining chips 
may be inserted onto the X. 2 5 card. The first test is to 
connect the link interface lines for loop back testing and to 
provide a clock. A BASIC program may then be written to program 
and set up the link {see WD2511 manual). DMA cycle timings may 
be monitored and compared to fig 4.7. 
For the 8088, instructions may be packed into memory before 
starting the processor via a OUT 544,0. The final test is to 
POKE in a jump instruction so that the 8088 loops continuously. 
The PC can be made to execute the same loop allowing one to 
#" 
monitor the bus arbitrator performance. 
This concludes the testing of the card. The traffic generator 
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NOTES 
S.C.D.slow speed 
100 KHz version 
E.B.E. 
IC4; IC7; IC8; 
IC13; IC50 
Fast (A) version 
Promilect 
IC23 to IC31 


































IC56; IC57; IC58 
IC54; IC55; IC60; 
IC59 Protronix 
" ICS2; IC53 
4 24 pin (or 2 x 48 pin) 
2 40 pin 
19 20 pin 
1 18 pin 
17 16 pin 


















































12 x 3 pin (some cut to 2 pin) 









50 pin male plugs & covers 
male 28 pin plugs & covers 
male V.35 connectors (for V.35 
10m of 25 conductors, shielded 
10m of 16 conductors, " 
5m of 12 conductors, " 
(V. 35 leads) 
(RS232C leads) 
(asynch RS232 lead) 
Picture of the X.25 card and P.C.B. layout. 
APPENDIX B: 
The X25TG program which runs on the PC, controlling and 










(This program runs on the IBM PC) 
Data structure and variable declarations 
Main function 
Setup functions. 
Functions to locate the shared data 
structures and start the X.25 cards. 
Display functions. 
Display and update the statistics 
screens. 
System configuration. 
.Allows user to change test parameters. 
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I* X25TG.C *I 
1**************************1 
I* IBM PC CONTROL PROGRAM *I 
1**************************1 
I* This program runs on the PC's 8088 processor rather than the ·cards. 
It is called by the TG.BAT batch routine after the traffic generator 
programs have been loaded onto the installed X.25 cards. 
The program first checks for valid card addresses parameters. 
It then initializes the card communication structures and, once the user 
has confirmed that he is ready, it starts the card's processors. 
The programs main job is to interact with the user, monitoring the 




#include 11 X25TG.CON" 
#include "ADDRESS.CON" 
"1********************1 
I* DATA DEFINITIONS *I 
1********************1 
I* Include c library routines to handle the console 
and keyboard IIO. *I 
I* Include the required constant files. *I 
I* As this program is running 'on the IBM PC rather than on an X.25 card, the 
data structures are different. However, the type file is included to 
define the mcontrol and statistics data types. *I 
#include "DTYPES.C" 
I* card control and stats structures. *I 
struct mcontrol far *control[lO]; 
struct st"atistics far *pcstats[lO]; 
int ioloc[S]; 
struct tg control { 
int no chans; 
int no~acs; 



















I* Card IIO address pointers. *I 
I* Define the configuration structure. *I 
I* Number of logical channels to use. *I 
I* Number of data packets to try and send per 
call set up. *I 
I* Call length in seconds. *I 
I* Interval between a clear and the next call 
request on a channel (in seconds). *I 
I* Number of lOmsec intervals between sending 
test packets on a channel. *I 
I* Global variables used by the program. *I 
Number of X.25 cards installed (1 to 5). *I 
True if running in loop back mode. *I 
Number of the card being displayed (0 to 4). *I 
Number of line last configured (0 to 9). *I 
Test starting time. *I 
1************~*************************************************************1 
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/* This is the main function of the control program. Main is passed the 
hardware configuration when invoked, including a parameter for selecting 
loop back testing (DTE to DTE) rather than DTE to DCE communication (see 
TG.BAT listing). 
After calling functions to do the system initialization, the program loops 
around displaying the required statistics screens. */ 





Char COrreCt 1 Old 1 anS 1" neW; 
int i; 
/* The first function called sets tip the address 
pointers to the control and stats data structures 
on the X.25 cards. */ 
correct = (char) setup (argc, argv) ; 
/* Return to DOS if invalid hardware configuration.*/ 
if (correct == FALSE) { 
} 
cputs("\n\rinvalid hardware configuration parameters passed. \n\r"); 
cputs("Program aborted. \n\r"); 
return; 
#if TESTING == FALSE 
/* Dissable the X.25 cards' processors. */ 
/* For testing, cards 8088 halted by loading routine TG.BAT*/ 
for (i = O; i < (no cards * 2); i++) 
inp (ioloc(i] +RESET); 
#end if 
/* Load the default configuration onto the cards. */ 
cfig init () ; 
do { 
I* Display the introductory screen, asking the user 
if he wishes to configure the traffic generator.*/ 
ans =(char) intro display(); 
if ( ( ans == ' c ' ) I T ( ans == ' c ' ) ) 
configure(); 
} 
while ( (ans == 'c') II (ans == 'C')); 
cputs("\n\r\n"); 
cputs("System initialization, please wait ••• "); 
I* Enable the X.25 cards' processors. */ 
for (i = O; i < (no cards* 2); i++) 
outp ((ioloc(i] +-RESET), 0); 
#if TESTING == TRUE 
initialize(); 
#else 
/* Wait until all cards have finished initializing.*/ 
for (i = O; i < (no_cards * 2); i++) 





ans = CR; 
old= 's'; 
do { 
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I* Initialize reply variables. *I 
I* Call up the system display required by the 
user. Each function returns the value .of 
the next display function requested. *I 
I* Check if a new display. *I 
new = (old == ans) ? FALSE : TRUE; 
old = ans; 
switch (ans) { 
case IS I : 













(char) system_display (new, ans); 
(char) packet_display (new, ans); 
(char) link_display (new, ans); 
ans =(char) configure (new, ans); 
break; 
default: 




I* Return to DOS if user hits Esc. or 'X'. *I 
while (ans != 'x' && ans !='X' && ans !=ESC); 
cputs("\xlB(l;lH"); 
#if TESTING == FALSE 
terminate(); 
#else 
I* Home the cursor (allows screen to be printed). *I 
I* Shut down packet level and disconnect the link. *I 
for (i = O; i < (no_cards * 2); i++) { 
ans = inp (ioloc[i] + NMI); 
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1*******************1 
I* SETUP FUNCTIONS */ 
1*******************1 
I* This function checks and loads the address pointers to the control and 
statistics data structures on the cards. 
Parameters passed to main program and hence to setup: 
the first selects loop back test (1) or connect to DCE (0), 
then follows card address block numbers (e.g. 4 if card control structures 
in fifth 64K block), followed by the card's I/O block number. (Note that 
the notation used is for block numbers to start from 0 rather than 1). */ 




register int i; 
int data(ll]; 
unsigned long int address(5]; 
no cards = (argc I 2) - 1; 
/* Compute how many cards are installed. */ 
/* Exit if an invalid number of parameters.*/ 
if ( (argc % 2 != O) I I (no_cards < 1) 1 1 (no_cards > 5) ) 
return (FALSE); 
/* Read in digits passed converting to decimal. */ 
for (i = O; i < (argc- 1); i++) { 
} 
/*First argument is program name, so use (i + 1). */ 
data[i] = *argv((i + 1)]; 
/* Check for a digit. */ 
if (data [ i] < '0' 1 1 data ( i] > '9') 
return (FALSE) ; 
data[i] = data[i] - 'O'; 
/* Convert to decimal. */ 
/* First digit selects loop back test or connected to a DCE*I 
if (data(O] == 1) 
lback = TRUE; 
for (i = O; i < 5; i++) { 
if (i < no_cards) { 
if (data[(i + 1)] < 2) 
return (FALSE) ; 
/* Compute the control and stats addresses 
for the installed cards. */ 
/* Check for PC reserved memory areas. card 
must be between 128K and 640K. */ 
/* Fill in address block number. */ 
address(i] = data[(i + 1)]; 
} 
else 
/* Unused cards given address of first one~*/ 
address[i] = data(l]; 
} 
X2STG APPENDIX B: 5 
} 
I* Now compute the address in seqment:offset 
notation. e.g. block 4 gives 4000:0000.*/ 
address[i] = (address[i] << 28); 
I* Assign the addresses to the memory pointers. *I 
I* Offset for stats structure l is F800. *I 
pcstats[(i * 2)] = (struct statistics far*) (address[i] + Sl_OFFSET); 
I* Offset for stats structure 2 is F900. */ 
pcstats[(i * 2) + l] = (struct statistics far*) (address(i] +S2_0FFSET}; 
I* Offset for first lines control structure FAOO. */ 
control[(i * 2)] = (struct mcontrol far*) (address(i] + Ml_OFFSET); 
I* Second control structure at FASO. *I 
control[(i * 2) + l] = (struct mcontrol far*) (address[i] + M2 OFFSET); 
I* Compute the actual 16 bit IIO address. *I 
for (i = O; i < 5; i++) { 
if (i < no cards) { 
} 
} 
I* Check for a valid IIO block number. 
( 6 allowed by hardware.) *I 
if (data[(i +no cards+ l)] > 5) 
return (FALSE); 
I* Fill in the IIO block number. *I 
ioloc[i] = data[(i + no_cards+l)]; 
I* Unused cards have same address as first.*/ 
else 
ioloc[i] = data[(no cards+ l)]; 
I* Compute the physical address. *I 
ioloc[i] = PCIOBASE + (ioloc[i] * PCIOLEN); 
I* Return to main program, indicating address 
set up completed. *I 
return (TRUE); 
I* This function loads the default traffic generator configuration onto the 
installed X.25 cards. The configuration may be changed later by calling 
the configure function. *I 
cfig init() 
{ -
register inti, j; 
int (far *eraser) [128]; 
I* Fill the default configuration parameters 
into the tg_config structure (X2STG •. CON) */ 
tg config.no chans = c CHANS; 
tg=config.no_pacs = NO_PACS; 
tg config.call len = CALL LEN; 
tg-config.cinterval = CINTERVAL; 
} 
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/* Clear the stats structure of all installed 
lines. This is done by erasing the 128 
byte block reserved for the structure. */ 
for (i = o; i < (no cards * 2); i++) { 
eraser= (int far-*) &(*pcstats[i]); 
for (j = O; j < 128; j++) 
(*eraser)[j] = O; 
} 
/* Fill the configuration details into the 
control structure of each card. */ 
for (i = O; i < (no cards* 2); i++) { 
(*control[i]) .no_chans = tg_config.no_chans; 
(*control[i]).no_pacs = tg_config.no_pacs; 
(*control[i]).call_len = 10 * tg_config.call_len; 
(*control[i]) .cinterval = 10 * tg_config.cinterval; 
} 
/* Calculate time interval (in lOmsecs units) 
between test data packets on a channel.*/ 
(*control[i]).stimer = (100 * tg_config.call_len) I tg_config.no_pacs; 
if ((*control[i]).stimer == 0) 
(*control[i]).stimer = 1; 
/* Fill in other control data. */ 




/* Initially display for line O, card o. *I 
card = O; 
line = 0; 






/* Signal to all cards to shut down. */ 
for (i = O; i < (no cards* 2); i++) 
((*control[i]).exit =TRUE); 
stime = time(NULL); 
/* Delay for 4 sees while the cards clear all 
calls and disconnect their links. */ 
while (time(NULL) <= (stime + 4)) { 
} 
/* This function is called by the display functions to signal a particular 
card that statistics are to be read in. It is also called by the 




#if TESTING == FALSE 
(*control[lineno]).pcread =.TRUE; /* Signal the particular link. */ 
/* Wait until card acknowledges. */ 
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I* Used with lhold, this function signals to a card that it may continue. *I 
lfree(lineno) 
I* This function frees a line after PC has finished. *I 
{ 
#if TESTING == FALSE 
I* Free the line. *I 
(*control[lineno]).pcread =FALSE; 
I* Wait for card to respond. *I 






I* DISPLAY FUNCTIONS *I 
I********************* I 
,, 
I* This function displays the X25 traffic generator introductory screen. 
The user is prompted to alter the default test configuration. */ 




title ('i'); /* Display the title block. */ 
cputs("Welcome to the X.25 traffic generator on the IBM PC.\n\r"); 
cputs("\n\n"); 
if (no cards == 1) 
cputs("One X.25 card installed. \n\r\n"); 
else 
cprintf("%d X.25 cards installed. \n\r\n", no_cards); 
if (lback == TRUE) 
cputs("Configured for loop back testing {DTE to DTE).\n\r"); 
else 
cputs("Configured for normal testing.\n\r"); 
I* Display current software configuration. *I 
cputs("\n"); 
cprintf("Number of logical channels 
cprintf("Number data pacs per call 
cprintf{"Average call length 
cprintf("Interval between calls 
: %d per link.\n\r",tg config.no chans); 
%d \n\r", tg config:-no_pacs);-
: %d secs.\n\r", tg_config.call_len); 
: %d secs.\n\r", tg config.cinterval); 
/* See· if user wants to alter configuration.*/ 
cputs("\n\n"); 
cputs("Hit c to alter default test configuration, "); 
cputs("any other key to start>"); 
/* Return the reply to the main program. "'/ 
return ( ( int) getche { ) ) ; , 
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I* This function displays the main display, giving overall system totals. *I 
main display (new, ans) 











pres=O, pdteclr=O, prr=O; 
fcs errs=O, timers=O; 
bytes=o, drate=O; 
I* System totals. */ 
/* Packet totals. */ 
/* Link level totals. */ 
register unsigned i; 
/* Get in all the data required. *I 
for (i = O; i < (no_cards * 2); i++) { 
/* Signal the particular link •. *I 
} 
lhold(i); 
/* Number of active links. */ 
if ((*pcstats[i]).link.lstate ==TRUE) 
nlink++; 
/* Total no. logical channels. */ 
nchans = nchans + (*pcstats[i]).system.active; 
/* Total no. data packets. */ 
ndpac = ndpac + (*pcstats(i]).packet.data; 
/* Packet level totals. */ 
pcall = pcall + (*pcstats[i]).packet.calls; 
pdteclr = pdteclr + (*pcstats[i]).packet.dte_clears; 
prr = prr + (*pcstats[i]).packet.rr; 
/* Link level totals. */ 
fcs errs= fcs errs+ (*pcstats[i]).link.fcs err; 
timers= timers+ (*pcstats[i]).link.tl_timeout; 
bytes= bytes+ (*pcstats[i]).link.byte tot; 
/* Release the link. */ 
lfree(i); 
I* Calculate the total average data rate. */ 
i =(unsigned) (time(NULL) - tstart); 
if ( i ! = 0) 
drate = (bytes * 8) I i; 
I* If a new display, then write out the headings.*/ 
if (new == TRUE) 
title (CR); 
I* Position the cursor to start of text. *I 
cputs("\xlB[9;1H11 ); 
I* Display all the data. *I 
cputs(" SYSTEM TOTALS:\n\r 11 ); 
cputs(" Number of active links \XlB[K"); 
cprintf(" %d \n\r", nlink); 
cputs(" Number active channels \xlB[K"); 
cprintf(" %d \n\r", nchans); 
cputs(" Number of data packets \XlB[K"); 
cprintf(" %ld \n\r\n", ndpac); 
} 
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cputs(" PACKET TOTALS:\n\r"); 
cputs(" Total calls set up \XlB[K"); 
cprintf(" %ld \n\r", pcall); 
cputs(" Total DTE call clears \XlB[K"); 
cprintf(" %d \n\r", pdteclr); 
cputs(" Number of RR packets \XlB[K"); 
cprintf(" %d \n\r\n", prr); 
cputs(" LINK TOTALS:\n\r"); 
cputs(" Total corrupted frames \XlB[K"); 
cprintf(" %d \n\r", fcs errs); 
cputs(" Total link timeouts \XlB[K"); 
cprintf(" %d \n\r", timers); 
cputs(" Total data rate (bps.) \XlB[K"); 
cprintf(" %ld \n\r", drate); 
return (next req(ans)); 
I* Ask user for next request or after 
a few sees update this display. *I 
/* Display the system status of the traffic generator. *I 
\ 
system display (new, ans) 
char-new, ans; 
{ 
I* card activity. *I 
int congest[2], rbuffs[2], tbuffs[2]; 
I* Receiver error counters. *I 
int state_err[2], seq_err[2], rec err[2]; 
- I* Program status. *I 
int pstate(2], buff len[2]; 
long prog_flag[2]; -
int tactive, mins, sees; 
register inti, j; 
I* Get in required information. *I · 
for (i = o, j = line; i < 2; i++, j++) { 
} 
lhold (j) ; 
congest[i] = (*pcstats[j]).system.rcongested + 
(*pcstats[j]).system.tcongested; 
rbuffs[i] = NO_REC_BUFFS- (*pcstats[j]).system.no_rbuffs; 
tbuffs[i] = NO_TRAN_BUFFS- (*pcstats[j]).system.no_tbuffs; 
state_err[i] = (*pcstats[j]).system.state_err; 
seq_err[i] = (*pcstats[j]).system.seq_err; 
rec_err[i] = (*pcstats[j]).system.rec_err; 
pstate[i] = (*pcstats[j]).system.pstate; 
buff len[i] = (*pcstats[j]).system.buff len+ 3; 
prog=flag[i] = (*pcstats[j]).system.prog_flag; 
lfree(j); 
} 
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I* Compute the time program active for. */ 
tactive = time(NULL) - tstart; 
if {tstart == O) 
tactive = O; 
mins = tactive I 60; 
sees = tactive % 60; 
/* If a new display, then write out the headings.*/ 
if (new == TRUE) 
title {'s'); 
/* Position the cursor to start of text. */ 
cputs{"\xlB[9;1H"); 
I* Display all the data. */ 
cputs (" BUFFER ACTIVITY: \n\r") ; 
cputs{" system congestion flag : \XlB[K"); 
cprintf{" %d \XlB[l0;53H %d \r\n", congest[O], congest[l]); 
cputs(" Active receiver buffers: \XlB[K"); 
cprintf(" %d \xlB[l~;53H %d \n\r", rbuffs[O], rbuffs[l]); 
cputs(" Active transmit buffers: \XlB[K"); 
cprintf(" %d \xlB[l2;53H %d \n\r\n", tbuffs[O], tbuffs[l]); 
cputs{" REC. ERROR COUNTERS: \n\r"); 
cputs{" Number of state errors 
cprintf{" %d \XlB[l5;53H %d \n\r", 
cputs(" Number of seq. errors 
cprintf(" -%d \XlB[l6;53H %d \n\r", 
cputs{" Number of rec. errors 
\XlB[K"); 




cprintf(" %d \XlB[l7;53H %d \r\n\n", rec err[O], rec err[l]); - -
cputs{" PROGRAM STATUS: \n\r"); 
cputs(" Test data packet length: \xlB[K"); 
cprintf(" %d bytes \n\r", buff len[O]); 
cputs{" Time traff. gen. active : \XlB[K"); 
cprintf(" %d mins %d sees. \n\r", mins, sees); 
cputs{" Prog. flag {buff find) \XlB[K"); 
cprintf(" %ld \xlB[22;S3H %d \n\r", prog_flag[O], prog flag[l]); 
return (next_req(ans)); 
I* Ask user for next request or after 
a few sees update this display. */ 
/* Display packet level statistics. */ 
packet display {new, ans) 
char-new, ans; 
{ 
long pac_rec[2], pac_sent[2]; 
int no chans[2]; 
I* Receiver activity. */ 
I* Received control packets. */ 
int dce_clears[2], resets[2], restarts[2]; 
int c clears[2], diags[2], timer[2]; 
register inti, j; 
I* Receiver state. *I 
} 
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/* Get in the required information.*/ 
for (i = o, j = line; i < 2; i++, j++) { 
lhold (j) ; 
pac rec(i] = (*pcstats[j]).packet.pac rec; 
pac-sent[i] = (*pcstats[j]).packet.pac sent; 
no chans(i] = (*pcstats(j]).system.active; 
dce_clears(i] = (*pcstats[j]).packet.dce_clears; 
resets[i] = (*pcstats[j]).packet.resets; 
restarts[i] = (*pcstats[j]).packet.restarts; 
c_clears[i] = (*pcstats[j]).packet.congest_clears; 
diags[i] = (*pcstats[j]).packet.diagnostics; 
timer(i] = (*pcstats(j]).packet.ptimeouts; 
lfree (j) ; 
} 
/* If a new display, then write out the headings.*/ 
if (new == TRUE) 
title ( 'p'); 
/* Position the cursor to start of text. */ 
cputs("\xlB[9;1H11 ); 
cputs(" ACTIVITY: \n\r"); 
cputs(" Total packets received 
cprintf(" %ld \XlB[l0;53H %ld \n\r"-, 
cputs(" Total packets sent 
/* Display all the data. */ 
\XlB[K"); 
pac rec[O], pac rec(l]); 
\xlB[K"); -
cprintf(" %ld \XlB[ll;53H %ld \n\r", 
cputs(" Number active channels 
pac sent(O], pac_sent[l]); 
\xlB[K"); 
.cprintf(" %d \XlB[l2;53H %d \r\n\n", no_chans[O], no_chans(l]); 
cputs(" PACKETS RECEIVED: \n\r11 ); 
cputs(" Number of DCE clears 
cprintf(" %d \XlB[l5;53H %d \n\r", 
cputs(" Number of reset packets : 
cprintf(" %d \XlB[l6;53H %d \n\r", 
cputs(" Number of restarts 
\XlB[K"); 




cprintf(" %d \xlB[l7;53H %d \n\r\n", restarts(O], restarts[l]); 
cputs(" STATE: \n\r"); 
cputs(" No congestion clears 
cprintf(" %d \xlB[20;53H %d \r\n", 
cputs(" No diagnostics packets 
cprintf(" ·%d \XlB[21;53H %d \r\n", 
cputs(" Timer expiry counter 
cprintf(" %d \XlB[22;53H %d \n\r", 
return (next_req(ans)); 
\XlB[K"); 





I* Ask user for next request or after 
a few sees update this display. */ 
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I* Display the link level statistics. *I 
link display (new, ans) 
char new, ans; 
{ 
int state[2], timer[2], resets[2]; 
I* Link activity. */ 
/* Control frames received. *I 
int rej[2], fcs err[2], frmr[2]; 
/* Link state. */ 
int rec rnr[2], active[2], wd_err[2]; 
register-inti, j; 
/* Get in the required information.*/ 
for (i = o, j = line; i < 2; i++, j++) { 
lhold (j) ; 
state[i] = (*pcstats[j]).link.lstate; 
timer[i] = (*pcstats[j]).link.tl_timeout; 
resets[i] = (*pcstats[j]).link.resets; 
rej(i] = (*pcstats[j]).link.rej rec; 
fcs_err[i] = (*pcstats[j]).link:fcs_err; 
frmr[i] = (*pcstats[j]).link.frmr_rec; 
rec rnr[i] = (*pcstats[j]).link.rec rnr; 
active[i] = (*pcstats[j]).link.activity; 
wd_err[i] = (*pcstats[j]).link.mem_notrdy + 
(*pcstats[j]).link.rlook_err; 
lfree (j) ; 
} 
/* If a new display, then write out the headings.*/ 
if (new == TRUE) 
title ('1'); 
I* Position the cursor to start of text. */ 
cputs("\xlB[9;1H"); 
/* Display all the data. */ 
cputs (" LINK STATE: \n\r") ; 
cputs(" Current link state 




\r\n", timer(O], timer(l]); 
cputs(" No times Tl expired 
cprintf(" %d \xlB[ll;53H %d 
cputs(" Number of link resets 
cprintf(" %d \XlB[l2;53H %d 
. . \XlB[K") ; 
\n\r\n", resets(O], resets[l]); 
cputs (" FRAMES RECEIVED: \n \r") ; 
cputs (" Number of REJ frames 
cprintf(" %d \XlB[l5;53H %d \n\r", 
cputs(" No with check errors 
cprintf(" %d \XlB[l6;53H %d \n\r", 
\XlB[K"); 
rej [ o] , rej [ 1] ) ; 
\XlB[K"); 
fcs err[O], fcs err[l]); 
- \XlB[K");-cputs(" Number.of FRMR frames 
cprintf(" %d \xlB[l7;53H %d \r\n\n", frmr[O], frmr[l]); 
} 
X25TG 
cputs( 11 LINK ACTIVITY: \n\r11 ); 
cputs( 11 No RNR frames received 
cprintf( 11 %d \xlB(20;53H %d \n\r", 
cputs( 11 % time link rec active 
cprintf(" %d \XlB[21;53H %d \n\r11 , 
cputs(" WD2511 memlbuffer error : 
cprintf(" %d \XlB[22;53H %d \n\r", 
return (next req(ans)); 
' -
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\XlB[K"); 
rec rnr[O], rec rnr[l]); 
- \XlB[K 11 );-
active(O], active[l]); 
\XlB[K"); 
wd err[O], wd err[l]); - -
I* Ask user for next request or after 
a few sees update this display. *I 
I* This routine is called by all the display functions to build the title 
block. It does this making use of the IBM extended character set (See IBM 
reference manuals). As with the other display functions, use is made of 
the IBM extended screen control functions (see DOS technical ref. manual). 
The function is passed a parameter for the screen type and displays a 











cputs( 11 \XBA 
cputs( 11 
I* First clear the screen and home the cursor. *I 
I* Print the title block. *I 
I* Print a left hand corner, *I 
. \XC9 11 ) ; 
I* followed by a solid line *I 
I* and a right hand corner. *I 
I* Print the title with left and right borders. *I 
II ) ; 
\XBA\r\n 11 ); 
II) ; 




cputs( 11 \XBA 
cputs( 11 
for (i=O; i < 24; i++) 
cputs("\XCD"); 
cputs( 11 \xBC\r\n\n"}; 
\XBA\r\n"); 
I* Print the bottom 
\XCS") ; 
corners and line. *I 
} 
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I* Now print the screen specific titles. *I 
switch (type) { 
} 
case IS I : 
cputs(" SYSTEM DISPLAY: \n\r"); 
cputs(" ============== "); 
break; 
case I pI : 
cputs(" PACKET LEVEL DISPLAY: \n\r") ; 
cputs(" ==================== "); 
break; 
case I 1 I: 
cputs(" LINK LEVEL DISPLAY: \n\r"); 
cputs(" ================== "); 
break; 
case I C I: 
cputs(" CONFIGURATION SCREEN \n\r"); 
cputs(" ==================== "); 
break; 




cputs(" MAIN DISPLAY: \n\r"); 
cputs(" ============ "); 
I* Display the link title if required. *I 
if (type== 1 s 1 I I type-- 1 P 1 I I type== 1 1 1 ) { 
} 
cputs("\xl:B(8;35H"); 
cprintf (" Link %d 
else 
cputs("\n\r"); 
while (kbhit() != FALSE) 
getche(); 
I* Position cursor to row a, column 33. *I 
Link %d \n\r", line, (line+l)); 
I* Flush the keyboard buffer. *I 
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/* This function prompts the user to enter what display he would like to view 
next. It is called by all the display functions and returns the user's 
request. If the user has not responded, then after a few sees (determined 
by T UPDATE in the X25TG.CON file) the current display is updated. 
The function also initializes the start time variable and calls the 
traffic generator program if in testing mode. */ 




static long tlast; 
if (tstart == 0) 
tlast = tstart = time (NULL) ; 
/* Initialize system starting time. */ 
/* Display the prompt. */ 
cputs("\n\r"); 
cputs ( 11 Display 
cputs ( 11 L: link 
options: S: system, P: packet level, 
level \n\r"); 
") ; 
cputs( 11 C: configuration, X: exit, II) ; 
cputs (" other: main >II) • . . . ' 
/* Update display at set intervals. */ 
while ( (time(NULL) - tlast) < T UPDATE ) { 
/*-Call other processes if in test mode. */ 
} 
#if TESTING == TRUE 
x25 card{); 
#endif 
if (kbhit() != FALSE) { 
tlast = time(NULL); 
return ((int) getche()); 
} 
tlast = time(NULL); 
return((int) old); 
/* If user has hit a key, then read it in and 
return it's value. */ 
/* If no response, then return old value. */ 
/**************************************************************************/ 
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/********************** 
* CONFIGURATION MENU * 
**********************I 
/* This function displays the current traffic generator configuration for a 
line and allows the user to change it. 
The user can also change the number of the line being monitored. *I 
configure (new) 
char new; 
char reply, exit=FALSE; 
int value, i; 
do { 
I* Loop around displaying line configurations. *I 
I* Get in configuration for the line concerned. *I 
} 
lhold (line); 
tg config.no chans 
tg=config.no:Pacs 
tg config.call len 
tg=config.cinterval 
lfree (line); 
title ( 'c'); 
= (*control[line]).no chans; 
= (*control[line]).no_pacs; 
= (*control[line]).call_len 1 10; 
= (*control[line]).cinterval 1 10; 
I* Display the configuration title. *I 
cprintf(" Current configuration: card %d, line %d.", card, line); 
cprintf(" (no. cards: %d)", no cards); 
cputs("\n\r\n"); -
I* Display current line configuration. *I 
cprintf(" Number of logical channels %d \n\r", tg config.no chans); 
cprintf(" Number data pacs per call %d \n\r", tg-config.no:Pacs); 
cprintf(" Call length in seconds : %d \n\r", tg config.call len); 
cprintf(" Interval between calls : %d \n\r", tg-config.cinterval) ~ 
cputs("\n"); -
I* Prompt the user to change the line number 
being monitored. *I 
cprintf("Hit CR to continue, or digit to change line no. >"); 
reply= getche(); 
if (reply >= 'O' && reply <= '9') { 
line= reply- 'O'; 
card = line 1 2; 
} 
else 
exit = TRUE; 
I* Test the reply for a digit. *I 
I* Digit, then change line number. */ 
while (exit== FALSE); 
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I* See if user wishes to configure the line*/ 
cputs("\n\n\r"); 
cputs("Hit c to alter configuration, any other to return >"); 
reply= getche(); 
if (reply != 'c' && reply != 'C') 
return; 
I* Yes, then prompt for new parameters. *I 
cputs("\n\r\n"); 
cputs(" Number of logical chans per link: "); 
value= get reply(); 
if (value > -500) 
return; 
tg_config.no_chans = value; 
cputs(" Enter no. data packets per call "); 
tg_config.no_pacs = get_reply(); 
cputs(" Enter new call duration in sees. "); 
value = get_reply(); 
if (value > 3000) 
return; 
tg_config.call_len = value; 
cputs(" Enter new call interval in sees. "); 
value= get reply(); 
if (value >-3000) 
return; 
tg_config.cinterval = value; 
I* Ask user to confirm entries or abort. *I 
cputs("\n\r"); 
cputs("CR to confirm, A for all cards, any other key to abort>"); 
reply= getch(); 
I* If reply is A, then update all lines. *I 
if (reply== 'a' I 1 reply== 'A') { 
} 
for (i = o; i < (no cards* 2); i++) { 
lhold(i); -
I* Update the master structure. */ 
(*control[i]).no chans = tg config.no chans; 
(*control(i]).no=pacs = tg=config.no~acs; 
(*control[i]).call len = 10 * tg config.call len; 
(*control[i]).cinterval = 10 * tg-config.cinterval; 
(*control(iJ).stimer = (loo * tg config.call len) 1 tg_config.no_pacs; 
if ((*control[i]) .stimer == 0) - -
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I* If a CR, then update line being monitored. *I 
if (reply == CR) { 
lhold(line); 
} 
I* Update the master structure. *I 
(*control[line]).no_chans = tg config.no chans; 
(*control[line]).no_pacs = tg_config.no_pacs; 
(*control[line]).call_len = 10 * tg_config.call_len; 
(*control[line]).cinterval = 10 * tg_config.cinterval; 
(*control[line]).stimer = (100 * tg_config.call_len) 1 tg_config.no_pacs; 
if ((*control[line]).stimer -- 0) 
(*control[line]).stimer = 1; 
lfree(line); 
I* This function called by configure(). It reads in the user's reply from 
the keyboard, converting th'e ASCII digits to decimal and adding them to 




int total=O, i = o; 
'-
I* Loop around reading in digits. *I ~1 
} 
do { 
reply= (char) getche(); 




I* If reply a CR, then exit. *I 
I* If the reply is a digit, then update total. *I 
if (reply>= 'O' && reply<= '9') { 
total= (total* 10) + (reply- 1 0 1 ); 






while (1 == 1); 
I* If something else, then reject and backspace. *I . 
/**************************************************************************/ 
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System constants, included in all files. 
Data structure and I/O address constants. 
Packet related constants. 
Link level related constants. 
X25TG program. constants. 
Data type declarations 
The work queue 
The channel control block 
WD25ll. memory look up tables 
W02511 frame buffers and control 
Master control structure 
Statistics structures 
External variable declarations 
Variable definitions. 
SYSTEM. CON 
I* SYSTEM.CON *I 
1********************1 






I* Conditional compilation constant. *I 
1*===================================*1 
APPENDIX C: l 
I* Setting this constant to TRUE will result in a program which can be run 
on the PC itself for testing purposes. When FALSE, the program will be 
compiled in a form suitable for downloading onto the X.25 cards. *I 
#define TESTING TRUE 
I* Structure parameter values *I 
I* ========================== *I 
I* Number of links being used (l or 2). Must be l if running on PC. *I 







#define NOLINKS l 
#define NOLINKS 












Size of the work que. *I 
Max no. channels per link. 
Size of the channel status 




I* These constants define the size of the frame buffer types declared in 










I* Frame buffer size, typically 128, 
256 or 512 bytes. *I 
I* Number of packet receive buffers*; 
I* Number of transmitt buffers. *I 
I* For the buffer control structures, length is 
defined as a factor of 2 for faster access. *I 
#define CNO REC BUFFS 64 
#define CNO-TRAN BUFFS 64 
I* Minimum number of free buffers on a link before declaring it congested. */ 
#define MIN RFREE 10 I* Minimum free receive buffers. *I 
#define MIN-TFREE 10 I* Minimum free transmit buffers. *I 
I* Define timer updating constants. *I 
#define CALL INT 10 
#define PAC INT 100 
I* 
I* 
Time interval in lOmsecs between 
successive call requests on a linki 
(10 gives 10 calls max per sec.)*/ 
Number of lOmsec ticks between 
updating packet level timers. *I 
I************************************************************************** I 
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I* Process nam~s. 
These are filled into the 'process' element of the work que to indicate 
which process needs to be run. *I 
#define PAC REC oxoo I* Job for packet receive module. 
#define PAC-TRANS OxOl I* Job for packet transmit module. 
#define LINK LEV 
#define UPPER LEV 
#define NUL 
I* General names. *I 
#define RECEIVE 
#define TRANSMIT 






OX04 I* Job flushed from work queue. *I 
oxoo I* Buffer name constants. *I 
OxOl 
I* This is the test 
120 bytes long. 
data packet used by the traffic generator and is about 
XXXX is replaced by the transmit channel number. *I 
#define TEST DATA "\n \ 
XXXX TEST PACKET: \n \ , 
This is the test data field used by the X.25 traffic generator \n \ 
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I* ADDRESS.CON *I 
1*******************************1 
I* STRUCTURE ADDRESS CONSTANTS *I 
1*******************************1 
I* These constants are used by the SYSTEMS program which does the required 
initialization of the FAR data structure pointers. */ 
I* Note that addresses are given in segment notation, this being the Intel 
notation and the way Microsoft c allows initialization of far pointers. 
i.e. SSSS AAAA where s is the segment number and A is the offset within 
the segment. The actual physical address is calculated by shifting S 
four places to the left and adding to A. *I 
I* The address constants are defined conditionally. For the normal 
configuration, the memory map for the cards is: 
0 8088 int. table at bottom, rest free for use by DOS 
1 WDl and WD2 memory look up tables and buffers. 
2 Channels status array. 
3 8088 progs. and common stats and control structures. 
The memory for the PC is then (one card installed, 256k dual ported): 
0,1,2,3 256k private memory for DOS or other applications. 
4 Cards 8088 progs. and stats. and control structures. 
5 WD1 and WD2 memory look up tables and buffers. 
6 Channels status array. 
7 Free for DOS (transient part loaded at top of memory). *I 
#if TESTING != TRUE 
I* WD2511 look up tables. *I 
#define WDlTAB ADDRESS OxlOOOOOOO 
#define v102TAB-ADDRESS Ox10008000 
I* WD1 buffers. *I 
#define WD1RB ADDRESS Oxl0000200 
#define WDlTB-ADDRESS Oxl0004200 
I* WD2 buffers. */ 
#define WD2RB ADDRESS Ox10008200 
#define WD2TB-ADDRESS Ox1000C200 
I* Channel control block. *I 
#define CHAN ADDRESS Ox20000000 
I* Segment address for stats and control structures*/ 
#define BASE Ox3ooooooo 
I* cards 8088 int. table. */ 
#define INT ADDRESS oxoooooooo 
#else 
I* For PC testing the system memory map (from the Pes point of view) 
is: 0,1,2,3,4,5 All traffic generator programs and codeview debugger. 
top of 5 Stats. and control data structures. 
6 WD2511 processor buffers and look up tables. 
6 to 7 Channels status array. 
top of 7 Used for transient part of DOS. 
The above configuration allows 384k for the codeview debugger, as the 
program was found to use up to 320k. *I 
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#define WDlTAB ADDRESS Ox6ooooooo 
#define WD2TAB-ADDRESS Ox60000000 
#define WDlRB ADDRESS Ox60000200 
#define WDlTB ADDRESS Ox60004200 
#define WD2RB ADDRESS Ox60000200 
#define WD2TB ADDRESS Ox600042oo 
I* Note that as 64k long, offset must be 0000 
#define CHAN ADDRESS Ox68400000 
#define BASE Ox50000000 
#define INT ADDRESS Ox7ooooooo 
#endif 
I* Memory map of the top 64k block of the X.25 card: 
Notation used is the starting to end physical address. 
30000 - 3EOOO Traffic generator programs (up to 56k) • 
3EOOO - 3E3FF lk heap in case used. 
! *I 
3E400- 3F7FO 5k program stack (SS, SP setup in startup routine). 
3F800 - 3FAFF Statistics and control tables. 
3FBOO - 3FFFF Reserved for assembler startup and int. routines. *I 
I* Stats 
I* These 
and control structure offset addresses. *I 







I* Stats. structures reserved memory areas.*/ 
I* 256 bytes per each (128 used). *I 
I* Control structure reserved memory areas.*/ 
#define Ml OFFSET 
#define M2 OFFSET 
OxFAOO I* 128 bytes reserved, 16 used. *I 
OxFASO 
I* Interrupt service addresses. *I 
I* Addresses are 32 bits (in segment:offset notation) and are loaded into the 
interrupt table by int_init. Currently only one defined. *I 
#define STDINT Ox3000FFOO I* Default register dump routine. *I 
I* IIO address constants. *I 
. I* ====================== *I 
I* Define the base IIO addresses of the WD25ll procesors. 
Value depends on whether PC or 8088 on card is using them. *I 
#if TESTING == TRUE 
#else 
#define WDl 560 













I* PACKET.CON *I 
I**************************** I 























I* PACKET TYPE IDENTIFIERS *I 
I* ====== ==== =========== *I 
From DCE to DTE 1 From DTE to DCE 
==== === == === ==== === == === 
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I* xxxxxxxo *I 
I* XXXOOOOl *I 
I* XXXOOlOl *I 
I* XXXOlOOl *I 
1***********************************************************~**************1 
I* Packet level name constants *I 
I* =========================== *I 
I* Assign the packet level states dummy values. 
This allows one to use the state names throughout the program, making it 
easier to read. Note that hex values are used as the logical channel 
state variable is of type char. *I 







I* Packet level ready *I 
I* DTE restart sequence *I 
I* DCE restart sequence *I 
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I* States for each logical channel *I 
I* CALL SET-UP states *I 
#define Pl ox21 I* Packet level ready, call set-up phase. *I 
#define P2 Ox22 I* DTE waiting for DCE to connect the call.*/ 
#define P3 Ox23 I* DCE waiting for DTE to accept the call. 
#define P4 Ox24 I* Data transfer state. *I 
#define PS Ox25 I* Call collision. *I 
I* CALL CLEARING states *I 
#define P6 Ox26 I* DTE clear request *I 
#define P7 Ox27 I* DCE clear indication *I 







I* Flow control ready, the same as p4 
I* DTE reset request */ 
I* DCE reset indication *I 
/* Coding of resetting cause field in reset indication packets.*/ 
#define R DTE ORIGINATED oxoo 
#define R REMOTE PROC ERR Ox03 
#define R -LOCAL PROC ERR oxos 
#define R-NETWORK CONGEST oxo7 
#define R-INCOMP DEST Oxll - -
I* Coding of clearing cause field in clear indication packet. */ 
I* Only those used are listed. *I 









C OUT OF ORDER 
C-REMOTE-PERROR 
C-INCOMPAT DEST 
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I* General packet level constants. *I 
I* =============================== *I 
#define GFI CONST 











I* DTE time limits 
#define T20 180 
#define T21 200 
#define T22 180 
#define T23 180 
OxlO I* Qualifier bit =0, delivery confirmation =0 
sequence number =01 for mod 8 sequencing*/ 
Ox50 I* As above but with the delivery bit set. *I 
OX50 I* Delivery bit also-set for data packets. *I 
4 I* Standard packet level window size. *I 
I* The called address field for call request packets. 
Call sub-addressing fields are also to be included 
here. Max length is 15 decimal digits. *I 
1,1,1,1,9,9 . 












of the buffers. *I 
I* Meaning if any depends on packet type. */ 
I* State r2 *I 
State p2 waiting for call connected packet *I 
State d2 : waiting for reset confirm packet *I 
State p6 : waiting for clear confirm packet *I 
I* DCE time outs. None are used by this program as only for a DTE *I 
#define TlO 60 
#define T11 180 
#define T12 60 
#define T13 60 
#define NO CLEARS 
#define NO RESTARTS 
2 
2 
I* State r3 *I 
I* State p3 *I 
I* State d3 *I 
I* State p7 *I 
I* Number of times a clear request timer may 
expire before sending a restart packet. */ 
I* Number of times restart may be sent before 
declaring packet level out of order. *I 
I************************************************************************** I 
LINK. CON 
I* LINK.CON */ 
/************************/ 
/* LINK LEVEL CONSTANTS */ 
/************************/ 
/* Link level register constants. */ 
#define LINK Tl 
#define LINK-N2Tl 
#define LINK Al 
#define LINK A2 
#define WD BSIZE 
#define CRO_DEF 
#define LDOWN 
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/* Link level timer */ 
/* and retransmit counter. */ 
/* command A field. */ 
/* Response A field. */ 
/*Buffer size. ·set to 08 for WD chipE 
and vary the maximum buffer size 
using the BUFF_SIZE constant. */ 
/* DISC before SABM, full duplex, WD 
initiates link up, rec ready. */ 
/* WD to disconnect link. */ 
/* Std. mode, addr. not tri-stated.*; 
/* WD to send next buff if BRDY set*; 
























































/*Interrupt masks (for SRl). */ 
/* Transmit table control masks. */ 
/* Receive table control masks. */ 
/* 1Khz timer input, 8086, Pl7 int, 
break disab, 1 stop, 8 bit char.*; 
/* 9600x64 baud rate, clock scale of 
3, odd parity, parity enabled. */ 
I* Dissab trans, normal int, int ack 
enable, rec dissable. */ 
I* Baud rate output, port 2 input, 
timer mode, cascade timers. *I 
I* Port 1 configuration. *I 
I* Dissable interrupts. */ 
I* Port 1 outputs. */ 
I* Initial timer values. ,*/ 
I* No. of 1 msec. timer ticks betweer. 
runs of the traffic generator. *I 
/* Watch dog timer in msecs. *I 
I************************************************************************** I 
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I* Define the register offsets from the base addresses in ADDRESS.CON. *I 
#define CRO 0 I* Control and monitoring registers. *I 
#define CRl 1 
#define SRO 2 I* Status registers. *I 
#define SRl 3 
#define SR2 4 
#define ERO 5 
#define CHAIN MON 6 I* Receiver monitor. *I 
#define REC CFIELD 7 
#define TlREG 8 I* Frame level timer and counter. *I 
#define N2Tl 9 
#define TLOOK HI 10 I* DMA table set-up. *I 
#define TLOOK-LO 11 
#define SIZE REG 12 I* Buffer size. *I 
#define XMT COMM 14 I* 'A' field registers. *I 
#define XMT-RESP 15 
I* MOART addresses and constants. *I 
#define COMMl 0 I* Address offsets from the base. *I 
#define COMM2 1 
#define COMM3 2 
#define MODE 3 
#define CONTPl 4 
#define I NT EN 5 
#define INTADD 6 
#define RECBUFF 7 
#define PORTl 8 
#define PORT2 9 
. #define TIMERl 10 
#define TIMER2 11 
#define TIMER3 12 
#define TIMER4 13 
#define TIMERS 14 
#define STATUS 15 
I************************************************************************** I 
X25TG.CON 
I* X25TG.CON *I 
I*************************** 
* X25TG PROGRAM CONSTANTS * 
************************~**I 
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I* Default system configuration. *I 
#define CALL LEN 
#define CINTERVAL 
#define NO PACS 





I* Default call length in seconds. */ 
I* Time interval (in sees) between a 
clear and next call on channel. */ 
I* Number of data packets to try and 
send per call made. *I 
I* Number of logical chans to use. */ 





I* The base address of the cards in 
the PC's IIO map (544 decimal). */ 
I* The lenght of each IIO range. *I 
I* Each 32 bytes long and 6 cards selectable 
i.e. from ox220 (544) to Ox2CO (736). *I 





I* Character constants. *I 
#define CR 
#define ESC 
#define T UPDATE 
OxOD 
Ox1B 
I* Display update period in seconds. *I 
2 
I*****************************************************************~******** I 
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I* DTYPES.C *I 
1**************************1 
I* DATA TYPE DECLARATIONS *I 
1**************************1 
I* This module declares all the data types used by all the X.25 programs. 
It should be included in all program files prior to the variable 
declarations. *I 
I* Several structures are referenced via far pointers, to allow them to be 
easily located at specific far addresses. The structures are located 
by systems, using pointer addresses from the ADDRESS.CON file. 
Where possible structures have a size in powers of 2 to allow the compiler 
to use a shift statement instead of a multiply when accessing elements. *I 
I****************** 
* The work_queue * 
******************I 
I* This queue consists of a list of jobs to be done. 
Jobs can be added to the queue at any time by the following modules :-
traffgen; pacrec; pactrans; linklev; systems 
The systems program goes through the queue, dispatching the appropriate 
modules to the processor for execution. 
i.e. the work queue is basically a job FIFO. 
work in points to the last job entered and 
work-out points to the last job processed. *I 
I* The queue size is determined by the constant MAX QUE, which is normally 
set to 100. The queue is located in near memory-and is accessed directly. 














I* Which processing module the job is for. *I 
I* The packet type or event code. *I 
I* Link level processor no. 1 or 2. *I 
I* The logical channel number. *I 





* The channel control block * 
*****************************I 
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I* This is an array of logical channels structures. 
The array size is determined by MAX CRANS, and is usually 1024. 
The array is two dimensional i.e. there is one array of logical channels 
for each X.25 link. *I 
I* The array is usually located in the third 64k block of the X.25 card's 
memory and is typically 64K long. (The structure length is adjusted to 
be 32 bytes long for the fastest access time.) *I 
struct chan state { 
char state; 
} ; 
char trans state; 
char dce_rdy; 

















I* Stores the state of the logical channel.*; 
I* Stores the data transfer sub state. *I 
I* False if DCE is not ready. *I 
I* Receive and send packet sequence nos. *I 
I* send state variable. *I 
I* Receive state variable. *I 
I* Number of outstanding packets (no. packs. 
sent but not yet acknowledged by DCE). *I 
I* Number of packets received for which 
acknowledgement is still to be sent. *I 
I* More data bit. *I 
I* Calling and called DTE address lengths. *1 
I* Calling DTE addresses. SAPONET uses 
recommendation Xl21 which specifies a max 
of 14 BCD digits in an address. *I 
I* TRUE: timer for channel is active. *I 
I* Reply time-out timer for the channel. *I 
I* Number of times the timer may expire. *I 
I* Packet level window size for send and 
receive channels. *I 
I* Number of qued packets on the channel. *I 
I* The number of the last packet sent. *I 
I* Test packet send timer, decremented every 
10 msecs. Test packet sent when zero. *I 
/* Remaining call duration in lOmsecs'. units 
Call cleared when timer expires. *I 
/* Remaining delay before a call request. *I 
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/******************************** 
* WD2511 memory look up tables * 
********************************/ 
/* This data type is for the transmit and receive memory look up tables 
used by the WD2511 link level processors. */ 
struct buff_table { 
char state; 
char sadr hi; 
char sadr lo; 





/* WD2511 error counters: 
====================== 
/* The state of the memory buffer. */ 
/*The memory segment address of the buffer.*/ 
/* (WD2511 stores high byte first.) */ 
I* Counter for the size of the frame. *I 
I* (Again, high byte comes first.) *I 
I* Number of the buffer segment being used.*/ 
The six error counters follow contiguously after the rlook table in memory. 
The link level program occasionally reads them, transferring the values to 
the statistics data structure. *I 

















* WD2511 frame buffers * 
************************ 
/*Frames received with bad check sequences.*/ 
I* Short frames received. *I 
I* Number of times Tl ran out. */ . 
I* Number of reject frames received. */ 
I* Number of reject frames transmitted. *I 
These consist of two large arrays per link level processor, one for transmit 
and one for receive buffers. The transmitt and receive buffers are each 
typically 16K long, giving a total of 120 buffers per link (for a 256 byte 
data field). Thus the traffic generator ca~ easily cope with high peak data 
rates and support a large number of logical channels. *I 




·• char data[BUFF_SIZE]; 
} ; 
I* Packet general format identifier. *I 
I* The logical channel number. *I 
I* The packet type identifier. *I 
I* The user data field 
(typically 256 bytes long). *I 
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/* WD2511 buffer control: 
===================== 
This data type defines all the control information for the data buffers 
defined above. There is a one to one correspondence between elements of 
the control array and the actual buffers. */ 









* Master control type * 
*********************** 
/*True if buffer contains a framewhich is 
still to be processed. ie. True if buffer 
is reserved by packet or upper levels. */ 
/* True if buffer contains a packet to be 
transmitted. Cleared once acked by the DCE 
or if flushed after a channel reset. */ 
/* Contains the length of the frame. */ 
/* The number of the logical channel 
associated with the buffer. */ 
I* True if packet has a data field, from or 
intended for the upper level (traffgen).*/ 
This is the main control structure of the program and generally determins 
how the program is run. Parameters are filled in by the PC, thus providing 
a means whereby program characteristics (test call duration, number of test 
packets to be sent, etc.) may be changed during run time. */ 














control from the PC. */ 
/* TRUE: receiver channel configured as if 
receiving from a DCE. (len = NO_CHANS -len 
+1). Set during loop back tests. */ 
/* TRUE: pac_rec module to pass data items up 
to the upper level (used for pad mode).*/ 
/* TRUE: clear all calls and then the link.*/ 
/* True if PC program wishes to read the 
card's statistics. */ 
configurable parameters. */ 
/* Max number of logical channels to use. */ 
/* Number of test packets to try and send 
per call. */ 
/* Call length in 0.1 sec units. */ 
I* (User can enter from 1 sec to 50 mins.) */ 
I* Time in 0.1 sec units between a clear and 
the next call requests on a channel. */ 
;•·calculated time 10msecs units between test 
data packets sent on a channel. */ 
/* Spacing in 10 msec units between call 
request packets on a link. */ 
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I************************* 
* Statistics data types * 
*************************I 
I* This structure contains the complete statistics of the traffic generator. 
The three component types are defined first. 
This structure is accessed by the X25PC program, which displays the 
statistics on the console. *I 
I* System status data: 
=================== 
This two dimensional data structure contains the status of each link. 
In particular, it contains data about the status and activity of each of 
packet levels. *I 



























state of the packet level ie. rl,2 or 3 *I 
Number of active channels on the link. */ 
ie. No. chans. in data transfer state P4*/ 
True when stopped so PC can read .stats. */ 
TRUE: card has finished doing system 
initialization. *I 
Buffer status. *I 
I* Set true when receive buffer getting 
congested (less than MIN_RBUFFS buffers 
still unallocated). *I 
I* True when transmit buffer congested. *I 
. I* Number of available (free) receive buffers 
per link. *I 
I* Number free transmit buffer.s per link. *I 
Packet received error counters. *I 
I* Channel found to be in wrong state. */ 
I* Number of packets received with invalid 
sequence numbers. *I 
I* Counter for invalid packets received. *I 
I* e.g. packets with an invalid gfi or type 
code in the header. *I 
I* Program flag to monitor function calling 
during program testing. *I 
I* Length of test packet data field. *I 
I* Make structure 32 bytes for fast access .• *I 
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I* Packet received status data: 
============================ 
This structure keeps the totals of packets received on the link •. 
(i.e. packets received from the device being tested.) 
These totals indicate the packet level activity. *I 
struct pacstats { 
} ; 





I* Packet level totals. */ 
I* Total number of packets received. *I 
I* Total number of packets sent. *I 
I* Total number of calls set up by the traffic 
generator. (i.e. total call connected packets.) *I 
I* Total valid data packets received. *I 










I* Total receiver ready packets. *I 
I* Total logical channel resets. *I 
I* Total packet level restarts. *I 
I* Number of interrupt packets received. *I 
I* Number of diagnostic packets received */ 
I* Total clears received. *I 
int dte_clears; I* Total clears initiated by the traffic 
generator. {i.e. DTE originated) */ 
int dee clears; I* Total clears initiated by the DCE. *I 
int congest_clears; I* Number of calls cleared by DCE due to 
system congestion. *I / · 
int dest_clears; I* Number clears due to destination probs.*l 
I* Diagnostic causes in clear, reset, restart and diagnostic 
packets received from the DCE. *I 
int dseq_err: I* Invalid send or receive sequence nos. *I 
int dstate_err; I* Packet type invalid for state. *I 
int drec_err; I* Packet structure problems. *I 
int d_texp; I* DCE timer expired. *I 
int d_callprob; I* Call set up problems. *I 
int ptimeouts; 
int spare(9]; 
I* Number of times packet level timers 
expired. */ 
I* Make structure 64 bytes long. *I 
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I* Link level status data: 
======================= 






























I* State. *I 
I* True if the link is up. (SR20) *I 
/*Number of resets (SABMs received). */ 
I* Number of times T1 timer expired. */ 
I* Frames received. *I 
I* Number of RNR frames from DCE. *I 
I* Number of reject frames received. *I 
I* Frame check sequence error. *I 
I* Received short frames (<32 bits). *I 
I* Frames transmitted. *I 
I* Total bytes transmitted. *I 
I* Number of reject frames transmitted. */ 
I* Number of frame rejects sent. *I 
I* WD251l problems. *I 
I* Receiver overrun or trans. underruns. *I 
I* Receiver look up table not ready. *I 
I* Percentage of time link (rec) is active.*/ 
I* The structure is made up of the statistics structures 
(Total length is 128 bytes.). *I declared above. 
struct sysstats system; 
struct pacstats packet; 
struct lstats link; 
/***********************************************************~**************/ 
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I* DVARS • c *I ' 
1**********************************1 
I* EXTERNAL VARIABLE DECLARATIONS *I 
1**********************************1 
I* This module declares all the variables used by the X.25 programs 
running on the X.25 card. (The program for the PC, X25TG.C, has its 
own variable declarations.) All variables are declared as external. *I 
I* The work queue *I 
I* ============== *I 
I* The work queue. *I 
extern struct queue work que[MAX QUE]: - -
extern int work out: 
extern int work-in: 
I* Points to last job processed. *I 
I* Points to last job entered. *I 
I* The channel control block *I 
I* ========================= *I 
extern struct chan state (far *chans)(2][MAX_CHANS]: 
I* WD25ll memory look up tables *I 






For two links, an array of pointers 
buff tables is required. *I 
(far-*tlook[2])[8]; 
(far *rlook[2})[8]; 
to an array of 
extern int tnext[2]: 
extern int rnext[2]: 
I* Next expected tlook segment number. *I 
I* WD25ll error table *I 
I* ================== *I 
I* Next expected rlook segment number. 
ie.segment into which next received packet 
will be filled in by the WD25ll. *I 
I* One structure per link level processor. *I 
extern struct errtable (far *wd_err[2]): 
I* WD251l frame buffers *I 
I* =======--======== *I 
I* Declare an array of far pointers to an array of 
buffers with structure type buff_struc. *I 
extern struct buff struc (far *tbuff[2])[NO_TRAN_BUFFS]: 
extern struct buff-struc (far *rbuff[2])[NO_REC_BUFFS]; 
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I* WD25ll buffer control. Contains the control data 
for the frame buffers above. */ 
extern struct buff control tcontrol[2][CNO_TRAN_BUFFS]; 
extern struct buff-control rcontrol[2][CNO_REC_BUFFS]; 
extern int tbuff_point[2]; 
extern int rbuff_point[2]; 
I* WD2Sll send queue */ 
I* ================= *I 
/* Pointer to last free transmit buffer. */ 
/* Pointer to the last free receive buffer.*/ 
/* This is a queue of frames ready to be transmitted by the link level 
processors. The que is basically a FIFO, with data frames being added by 
the packet level and removed by the link level once acked by the DCE. */ 
extern int send_que[2][CNO_TRAN_BUFFS]; /* List of buffer numbers. */ 
extern int send in[2]; 
extern int sending[2]; 
/* Points to the last frame added to the que. *I 
/* Points to last frame given to WD2511 processor. */ 
/* Master control structure */ 
I* ======================== *I 
I* One structure per link. i.e. each link can 
be independently configured. */ 
extern struct mcontrol (far *master[2]); 
/* Statistics structure */ 
I* ==================== *I 
/* One stats structure for each link level.*/ 
extern struct statistics (far •stats[2]); 
/* 8088 interrupt table */ 
I* =================== *I 
/* An array. of 32 bit int address pointers.*/ 
extern long (far *int88)[64]; 
I* Test packet */ 
I* =========== */ 
I* Test packet array declaration. */ 
extern char test_packet[BUFF_SIZE]; 
I************************************************************************** I 
VDEFS.C 
I* VDEFS.C *I 
I************************ I 
I* VARIABLE DEFINITIONS *I 
I************************ I 
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• 
/* This file should be included in one of the program files (usually SYSTEMS) 
to define the extern variables. *I 
I* The work queue *I 
1.* ============== *I 
struct queue work_que[MAX_QUE]; 
int work in; 
int work out; 
I* The channel control block *I 
I* ========================= *I 
struct chan_state (far *chans)[2][MAX_CHANS]; 
I* W02511 memory look up tables *I 
I* ============================ *I 
struct buff_table (far •tlook[2])[8]; 
struct buff_table (far *rlook(2])(8]; 
int tnext[2], rnext[2]~ 
struct errtable (far *Wd err[2]); 
I* WD2511 frame buffers and control *I 
I* ================================ *I 
struct buff_struc (far *tbuff[2])[NO_TRAN_BUFFS]; 
struct buff_struc (far *rbuff[2])[NO_REC_BUFFS]; 
struct buff control 
struct buff:control 
tcontrol(2](CNO TRAN BUFFS]; 
rcontrol[2][CNO-REC BUFFS]; - -
int rbuff_point[2], tbuff_point[2]; 
I* WD2511 send queue *I 
I* ================= *I 
int send_que[2](CNO_TRAN_BUFFSJ; 
int send_in[2], sending[2]; 
I* Control and statistics structures *I 
I* ================================= *I 
struct mcontrol (far •master[2]); 
struct statistics (far •stats(2]); 
/* 8088 interrupt table *I 
long (far •int88) [64]; 
I* Test packet *I 
















main The main function of the executive and 
hence of the program as a whole. 
Initialization functions 
Buffer control functions 
Functions to allocate free and flush the 
buffers. 
System and packet level timers 
TRAFFGEN 
traffic_gen 
Call, clear and send checking functions 
Functions to update traffic generator 
timers and send the appropriate packets. 
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/* SYSTEMS.C */ 
/*****************************************/ 
/* X.25 TRAFFIC GENERATOR - MAIN PROGRAM */ 
/******************~**********************/ 
/* This module is the main program or executive of the traffic generator. 
It consists of the following sections: 
The main function which acts as a simple job dispatcher. 
All the system initialization functions. 
All the buffer control functions. 
All the system and packet level timer functions. 
At start up the far pointers are initialized, as are the buffers, WD25ll 
tables and the channel control block. From then on it loops around 
continuously calling other program modules as required. 
The module is the only one to manipulate the frame buffers, allocating and 
freeing them as requested. It also looks after all the system timers and 
communications with the PC. */ · 
#include "SYSTEM.CON" 
#include 11ADDRESS.CON 11 
#include 11 PACKET.CON" 
#include "LINK.CON" 
#include "DTYPES.C" 
#include 11 VDEFS.C 11 
#if TESTING != TRUE 
· #include "conio.h" 
#endif 
/* Variable definitions included in this module. *I 
/* The main program. Note that it is given a different name if called from 









I* Perform system initialization. *I 
while 
#endif 
I* Loop around continuously doing jobs. *I 
((*master(l]).exit --FALSE) { 
link_level(); 
sys_timers (); 
pc_signal () ; 
I* See if anything is happening on the link level. */ 
I* Check the system timer and call the traffic 
generator or packet level timers if required. *I 
I* See if the PC wants to read the stats structure.*/ 
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I* See if there are any entries in the work qu.e. *I 
if (work_out != work_in) { 
work out = 
I* First point to job to be done. *I 
(++work out == MAX QUE) ? o : work out; 
- - I* Do the particular job. *I 
switch ( (int) work_que[work_out].proc~ss) { 
} 
} 
case PAC REC: 
pac_received(); 
break; 
case PAC TRANS: 
pac transmit(); 
break; 
I* Upper level- not used in traffic gen. *I 
case UPPER LEV: 
upper lev(); 
break; 
I* NULL: entry scrubed due to queue flushing. *I 
case NUL: 
break; 





I* If PC control program wants the card to stop, then 
shut down the links in an orderly manner. *I 
1**************************************************************************1 
\\ 
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/**************************** 
* INITIALIZATION FUNCTIONS * 
****************************/ 
/* This function performs a complete system initialization. 
(Note that the order in which the functions are called is important). */ 
initialize() 
( 
int linkno, i, no; 
mem_init(); /* Initialize memory for parity checking. 
(memory may not all be dual ported.) */ 
#if TESTING != TRUE 
int init(); 
#end if 








Locate all the far data structures. *I 
Initialize the receiver buffers. *I 
Initialize the transmit buffers and load 
in the test data packet. *I 
I* Initialize all chans status structures. */ 
for (linkno. = O; linkno < NOLINKS; linkno++) { 
no= (*master[linkno]).no chans + 40; 
for (i = NO CHANS; i > (NO CHANS - no); i--) 
chan init-(linkno, i); -
for (i-= O; i < no; i++) 
chan_init (linkno, i) ; 
} 






/* Initialize work queue pointers. *I 
/* Set up traffic generator and packet level 






Initialize the WD2511 look up tables. *1-
Program the WD2511 registers. *I 
Returns once the links are up. *I 
I* Tell the PC that finished initialization*/ 
(*stats[O]).system.init =TRUE; 
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/* This function locates the look up tables and buffer 
arrays used by the WD2511 processors. It also locates 




/* Locate the channel status array.*/ 
chans = (struct chan_state far *) CHAN ADDRESS; 
/* Locate look-up tables for WDl. */ 
tlqok(O] = (struct buff_table far *) WDlTAB ADDRESS; 
rlook[O] = (struct buff_table far *) (WDlTAB_ADDRESS + 64); 
wd_er~[O] = (struct errtable far*) (WDlTAB_ADDRESS + 128); 
/* Locate look-up tables for WD2. */ 
tlook[l] = (struct buff_table far *) WD2TAB_ADDRESS; 
rlook[l] = (struct buff_table far *) (WD2TAB_ADDRESS + 64); 









/* Locate the buffers for WDl. */ 
= (struct buff struc far *) WDlRB ADDRESS; 
= (struct buff-struc far *) WDlTB_ADDRESS; 
/* Locate the buffers for WD2. */ 
= (struct buff struc far *) WD2RB ADDRESS; 
= (struct buff-struc far *) WD2TB=ADDRESS; 
I* Locate the master control structure& */ 
= (struct mcontrol far*) (BASE+ Ml OFFSET); 
= (struct mcontrol far*) (BASE+ M2-0FFSET); 
/* Locate the system system statistics structure.*/ 
= (struct statistics far*) (BASE+ Sl OFFSET); 
= (struct statistics far*) (BASE+ S2=0FFSET); 
/* Locate 8088 interrupt jump table. */ 
int88 = (struct cpu_int far *)INT_ADDRESS; 
I 
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register int linkno, buffno; 
/* Loop through all the receive buffers. */ 
for (linkno = O; linkno < NOLINKS; linkno++) { 
} 




rc.ontrol[linkno] [buffno] .channel = o; 
rcontrol[linkno][buffno].length = O; 
the buffer control data. */ 
/* Buffer is free. */ 
I* o for channel unassigned*/ 
} 
/* Initialize the buffer pointer. */ 
rbuff point(linkno] = 0; 
{*stats[O]).system.no rbuffs =NO REC BUFFS; 
(*stats[l]).system.no=rbuffs = NO=REC=BUFFS; 
/* This function loads the test data packet into all the transmit buffers. 




register int linkno, buffno; 
int len, i; 
I* Initialize extern test packet structure.*/ 
len= sizeof(temp_pac); 
for (i = O; i < len; i++) 
test_packet[i] = temp_pac[i]; 
I* Loop through all the transmit buffers. *I 
for (linkno = O; linkno < NOLINKS; linkno++) { 
} 





tcontrol[linkno][buffno].channel = 0; 
tcontrol[linkno][buffno].length = o; 
the buffer control data. *I 
I* Buffer is free. *I 
I* 0 for channel unassigned*/ 
I* Now load in the test data packet. *I 
for (i = O; (i <BUFF SIZE) && (i <len); i++) 
(*tbuff[linkno]) (buffno].data[i] = test_packet[i]; 
I* Initialize the buffer pointer. */ 
tbuff_point(linkno] = O; 
(*stats[O]).system.no tbuffs =NO TRAN BUFFS; 
(*stats(l]).system.no-tbuffs = NO-TRAN-BUFFS; 
(*stats(linkno]).system.buff_len ~ len7 
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I* This function does a complete initialization of the chans 
status array for a particular channel. *I 
chan init {linkno, channo) 
register int linkno, channo; 
{ 
} 
I* Set state to Pl, transfer state to Dl. */ 
(*chans)[linkno][channo].state = Pl; 
(*chans)[linkno][channo].trans state= Dl; 
(*chans)(linkno](channo].dce_rdy =TRUE; 
I* Reset all the sequence counters. *I 
{*chans) [linkno][channo].dte_pr = O; 
{*chans)[linkno][channo].dte_ps = O; 
{*chans)[linkno][channo].old dce_pr = O; 
(*chans) [linkno](channo].old dce_ps = O; 
{*chans)[linkno](channo].mbit = O; 
I* Deactivate all the timers. *I 
(*chans)[linkno][channo].tactive =FALSE; 
I* Reset the queueing indicators. *I 
{*chans) [linkno](channo].window = PWINDOW; 
(*chans)(linkno](channo].no qued = O; 
(*chans)(linkno][channo].buffno = O; 
I* Initialize the send and clear timers. *I 
(*chans)[linkno](channo].send_timer = 1; 
{*chans) [linkno](channo].clear timer= {*master[linkno]).call len; 




I* This function loads the interrupt service routine addresses 




I* Fill all segments with the address of the default 
service routine. (STOINT does a register dump).*/ 
for (i = O; i < 64; i++) 
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I* This function programs the MUART, setting up the system and packet level 
timers. The physical interface lines are also initialized. *I 
muart _ ini t ( ) 
{ 
#if TESTING != TRUE 
outp ( MUART + COl•ll•U I Cl); 
outp ( MUART + COMM2 I C2) ; 
outp ( MUART + COMM3 I C3) ; 
outp ( MUART + MODE I MJ.) ; 
outp (. MUART + INTEN I IE); 
outp C MUART + CONTPl I CPl); 
outp ( MUART + PORTl I PlVAL); 
outp ( MUART + TIMERl I WDOG); 
outp ( MUART + TIMER3 I TSTART); 
#endif 
} 
#if TESTING != TRUE 
I* Program the command registers. *I 
I* Interrupt mask. *I 
I* Port 1 configuration. *I 
I* Timer programming. *I 
I* watch dog timer. *I 
I* system timer. *I 
I* (Timers 2, 4 and 5 are spare.) *I 
_setargv() I* This nul function is used to suppress the library command 







I* This nul function is used to suppress the library 
envirnoment·processing function. *I 
1*************************************************************************1 
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/****************** 
* BUFFER CONTROL * 
******************/ 
/* These functions manage the memory buffers via the buffer control 
structures. They are the only routines to manipulate the tcontrol 
and rcontrol structures. */ 
/* This function finds the next free transmit or receive buffer and returns 
its buffer number. It keeps track of the tbuff_point and rbuff_point 
pointers and is the only function to use them. It is also the only 
function to allocate buffers. */ 
buff find (type,linkno, channo) 
char type; 
{ 




I* Program flag used to monitor buffer allocation. */ 
(*stats[O]).system.prog flag+= 1; 
/* Type determines which buffers we are looking at.*/ 




/* Increment the pointer to look at next transmit buffer. */ 
pointer = (++pointer == NO TRAN BUFFS) ? 0 : pointer; 
I* Repeat until find a buffer which is not busy. */ 
while (tcontrol[linkno][pointer].busy =TRUE); 
I* Having found the next free transmit 
buffer, declare it as being busy. */ 
tcontrol[linkno](pointer].busy =TRUE; 
/* Fill in the channel number. */ 
tcontrol[linkno][pointer].channel = channo; 
/* Update the number of free buffers left and 
see if link level has a backlog of packets 
to be sent. */ 
temp= --(•stats[linkno]).system.no_tbuffs; 
/*Determine.if buffer is getting congested.*/ 
if (temp <= MIN TFREE) 
{*stats[linkno]).system.tcongested =TRUE; 
tbuff_point[linkno] = pointer; 
} 
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I* Increment the pointer to look at the next receive buffer*/ 
pointer = (++pointer == NO REC BUFFS) ? 0 : pointer; 
I*. Repeat until find-a buffer which is not busy. *I 
while (rcontrol[linkno](pointer].busy ==TRUE); 
I* Having found the next free receive buffer, 
declare it as being busy. *I 
rcontrol[linkno][pointer].busy =TRUE; 
/* Fill in the channel number. *I 
rcontrol[linkno](pointer].channel = channo; 
temp = 
I* Update the number of free buffers left and 
see if receiver is still ready. */ 
--(*stats[linkno]) .system.no rbuffs; _ 
I* Determin if buffer is getting congested.*/ 
if (temp <= MIN RFREE) 
(*stats[linkno]).system.rcongested =TRUE; 
rbuff_point[linkno] = pointer; 
I* Finally, return the buffer pointer. *I 
return(pointer); 
/* This function frees a buffer after it has been processed. The system 
status structure is updated. *I 
buff_free (type, linkno, pointer) 
{ 
char type; 
register int linkno, pointer; 
int temp; 
if (type == TRANSMIT) { 
} 
if (tcontrol(linkno](pointer].busy !=FALSE) { 
} 
I* Free the buffer. *I 
tcontrol[linkno](pointer].busy =FALSE; 
I* Clear the other buffer control entries. */ 
tcontrol[linkno][pointer].send =FALSE; 
tcontrol[linkno][pointer].length = O; 
tcontrol[linkno][pointer].channel = 0; 
I* Update the number of free buffers left and 
see if link level still has a backlog of 
packets to be sent. *I 
temp= ++(*stats[linkno]).system.no tbuffs; 
I* See if-buffer is now uncongested. *I 
if (temp > MIN TFREE) 
(*stats[linkno]) .system.tcongested =FALSE; 
} 
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else { I* Similarly for freeing a receive buffer. */ 
} 
if (rcontrol[linkno][pointer].busy !=FALSE) { 
} 
I* Free the buffer. *I 
rcontrol[linkno][pointer].busy =FALSE; 
I* Clear the other buffer control entries. */ 
rcontrol[linkno][pointer].send =FALSE; 
rcontrol[linkno][pointer].length = O; 
rcontrol[linkno][pointer].channel = O; 
I* Update the number of free buffers left and 
. see if receiver is ready. *I 
temp= ++(*stats[linkno]).system.no rbuffs; 
· I* See if-buffer is now uncongested. *I 
if (temp > MIN RFREE) 
(*stats[linkno]) .system.rcongested =FALSE; 
I* This function flushes all packets from the transmit and send que~. 
It is called after a call has been cleare~. *I 
buff flush (linkno, channo) 
register int linkno; 
{ 
int channo; 
register int buffno; 
int pointer; 
link level(); 
I* Look through all the transmit buffers. *I 
for (buffno = O; buffno < NO TRAN BUFFS; buffno++) { 
- I* Checking for this channel number. *I 
if ( (tcontrol[linkno][buffno].channel == channo) && 
(tcontrol[linkno][buffno].busy ==TRUE) ) { 
} 
} 
I* Free the buffer. *I 
if (tcontrol[linkno][buffno].send ==FALSE) 
buff free {TRANSMIT, linkno, buffno); 
I* Buffer in send que, clear the send flag. 
(Link level checks this flag and will free 
the buffer when it processes it.) *I 
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/* Must also flush the packet transmit work 
que so that channel completely cleared. */ 
pointer = work out; 
while (pointer-!= work_in) { 
} 
. /* Point to next work queue entry. */ 
pointer = (++pointer == MAX QUE) ? o : pointer; 
· -/* Flush if a entry for this channel. */ 
if ( (work_que[pointer].process == PAC_TRANS) && 
(work_que[pointer].link == linkno) && 
. (work_que(pointer].channel == channo) ) 
work_que[pointer].process ==NUL; 
/* This function does a complete flushing of all logical channels on a link. 
It is called by the sys restart function. As well as flUshing the 
transmit buffers, the work ques are flushed. */ 
flush_all (linkno) 
register int linkno; 
{ 
} 
register int buffno; 
int pointer; 
/* Look through all the transmit buffers. */ 
for (buffno = O; buffno < NO TRAN BUFFS; buffno++) { 
- - /* Free the buffer. */ 
buff free (TRANSMIT, linkno, buffno); 
} 
/* Scrap all entries on the link send queue. 
(The buffers having been freed above.) */ 
send_in[linkno] = sending[linkno]; 
pointer= work-out; 
I* Flush packet transmit work que. */ 
while (pointer-!= work~in) { 
} 
/* Point to next work que entry. */ 
pointer = (++pointer == MAX QUE) ? 0 : pointer; 
/* See if a entry for this channel.*/ 
if ( (work que[pointer].process ==PAC TRANS) && 
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I***************************** 
* SYSTEM TIMERS AND CONTROL * 
*****************************I 
/* This function gets the time in from the MUART and calls the traffic 








I* Use static 
storage of 
call timer = CALL INT; 
packet timer = PAC INT; 
old time = 0 ; -
= FALSE; 
variables to provide private, permanent 
timers. *I 
#if TESTING != TRUE 
I* Check if 10msecs has passed. *I 
time = TSTART - inp(MUART + TIMER3); 




I* Reset the system timer. *I 
= time - TINTERVAL; 
= (time > 10) ? 10 : time; 
(MUART + TIMER3 , (TSTART- time)); 
#end if 
I* See if should check for call timers. *I 
if (--call timer == 0) { 




if (--packet timer == O) { 
packet timer = PAC INT; 
ptimer:check(); -
} 
I* Call the traffic generator. *I 
I* Update packet level timers once a sec. *I 
#if TESTING != TRUE 
} I* Reset the watch dog timer. */ 
outp (MUART + TIMERl, WDOG); 
#end if 
} 
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I* Halts the program to allow PC to update display. */ 
pc_signal () 
{ 
#if TESTING != TRUE 
if (((*master(O]).pcread ==TRUE) 11 ((*master(l]).pcread ==TRUE)) { 
/* Signal confirmation to PC. */ 
(*stats(O]).system.stopped =TRUE; 
(*stats[l]).system.stopped =TRUE; 
/* Wait until PC has finished. */ 







/* Clear all calls on all active channels and, after waiting 
two seconds, disconnect the link. */ 
shut_down () 
{ 
int linkno, channo; 
int min len, i; 
#if TESTING != TRUE 
/* Loop through all channels used. */ 
for (linkno = O; linkno < 2; linkno++) { 
min_lcn = NO_CHANS- (*master(linkno]).no_chans; 
for (channo = min len; channo <= NO CRANS; channo++) { 
if ((*chans) [linkno](channo].state != Pl) { 
/* If channel active, then clear it*/ 




/* Loop round for two seconds. */ 
for (i = o; i < 2000; i++) { 
outp (MUART + TIMERl, TSTART); 
while ( (inp(MUART + TIMERl)) > (TSTART- l)) { 
} 
/* Keep processing link level and work que.*/ 
} 
link level() ; 
if (work out != work in) { 
} 
switch- ( (int) work_que[work_out].process) { 








work out = (++work out == MAX_QUE) ? o work_out; 
/* Send a DISC on the link level. */ 
outp (WDl + CRO , 0) ; 






* Packet level timer functions. * 
*********************************/ 
/* This function allocates and starts a packet timer. */ 
/* (Note: timers are cleared in pac_received via 
(*chans}[linkno](channo].tactive =FALSE*/ 
timer req (linkno, channo, type} 
int Iinkno, channo; 
char type; 
{ ' 
switch ( (int} type} { 
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= NO CLEARS; 
} 
} 

















/* Start the timer. */ 
(*chans}[linkno](channo].tactive =TRUE; 
/* This function is called once a second to update the 
packet level timers of all the active channels. */ 
ptimer_check (} 
{ 
register int linkno, i; 
int min len; 
char expired, restart; 
/* Loop around checking all used channels. */ 
for (linkno = O; linkno < NOLINKS; linkno++} { 
min len= NO CRANS- (*master(linkno]).no chans; 
for- (i = NO-CRANS; i > min len ; i--} {-
expired = restart = FALSE; 
/* If timer active, decrement it. */ 
if ((*chans}(linkno][i].tactive ==TRUE} 
if (--(*chans) [linkno](i].timer == 0} 
/* If timer expired, decrement the counter.*/ 
if (--(*chans}(linkno](i].tcount == 0) 
expired = TRUE; 
else 
restart = TRUE; 
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I* Update counter if timer expired. *I 
if (expired 1 1 restart) 
(*stats[linkno]).packet.ptimeouts++; 
I* Take action if timer has expired, but the 
counter has still to expire. *I 
if (restart == TRUE) 
} 




I* If in restart request state: *I 
I* Send another restart. packet. *I 
work in = (++work in == MAX QUE) ? 0 : work in; 
work-que(work in]:process =-PAC TRANS; -
work_que[work=in].link = linkno7 
work_que(work_in].channel = i; 
work_que(work_in].ptype = RESTART_REQUEST; 
I* Restart the timer. *I 
(*chans) [linkno](i].timer = T20; 
break; 
I* If in clear request state: *I 
I* Send a clear request packet. *I 
work in = (++work in == MAX QUE) ? 0 : work in; 
work=que(work_in]:process =-PAC_TRANS; -
work_que(work_in].link = linkno; 
work_que(work_in].channel = i; 
work que(work in].ptype = CLR REQUEST; 
- - /* Restart the timer. *I 
(*chans)(linkno][i].timer = T23; 
break; 
break; 
if (expired == TRUE) 
switch ( ( int) ( *chans) ( linkno] ( i] . state) { 
case R2: 
case P2: 
I* If in restart request state: *I 
I* Declare the packet level as being down. *I 
(*stats[linkno]).system.pstate =FALSE; 
break; 
I* If in call request state: *I 
I* Send a clear request. *I 
work in = (++work in == MAX QUE) ? o : work in; 
work-que(work in]:process =-PAC TRANS; -
work_que(work=in].link = linkno7 
work_que(work_in].channel = i; 
work que(work in].ptype = CLR REQUEST; 
- - I* Put channel into clear request state. *I 









APPENDIX 0: 16 
/* If in reset request state: */ 
/* Send a clear request packet. */ 
work in = (++work in == MAX QUE) ? o : work in; 
work-que[work in]7process =-PAC TRANS; -
work-que.(work-in] .link= linkno7 
work que(work_in].channel = i; 
work que(work in].ptype = CLR REQUEST; 
- - /* Put channel into clear request state. */ 
(*chans) [linkno] [i] .state = P6; · 
break; 
/* If in clear request state: */ 
I* Send a restart request packet. */ 
work in = (++work in == MAX QUE) ? 0 : work in; 
work-que[work in]7process =-PAC TRANS; -
work-que[work-in].link = linkno7 
work que[work in].channel = i; 
work-que(work-in].ptype =RESTART REQUEST; 
- - /* Put channel into restart request state. */ 
(*stats[linkno]).system.pstate = R2; 
break; 
I* Increment error counter if invalid. */ 
(*stats[linkno]).system.state_err++; 






/* TRAFFGEN.C */ 
/********************* 
* TRAFFIC GENERATOR * 
*********************/ 
APPENDIX D: 17 
/*This is the actual traffic generator module, which sets up and clears calls 
as well as passing the required number of test data fields to the packet 





/* This function is the actual traffic generator. It is called every 10 msec 
and sends out test data packets as required. Call and clear timers are 
updated once every 100 msec. Constants are obtained from the PC via the 
master control structure. */ 




register int linkno; 
for (linkno = o; linkno < NOLINKS; linkno++) { 
} 
/* Check if t~me to send a test data packet. */ 
send check(linkno); 
- /* Check if a call request or clear packet needs to be sent*/ 
if (call == TRUE) { 





* Call, clear and send checking functions * 
*******************************************/ 
/* For all inactive channels, decrement the call timer and if 
expired check system usage and send ~ call request. */ 
call check (linkno) 
register int linkno; 
{ 
register int channo; 
int min_lcn, timer; 
} 
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/* Only proceed if system is ready.*/ 
if ( ((*stats[linkno]).system.tcongested ==FALSE) && 
} 
((*stats[linkno]) .system.rcongested ==FALSE) ) { 
min len= NO CHANS- (*master[linkno]).no_chans; 
/* Loop through all channels decrementing the 
call request timer. */ 
for (channo = NO CHANS; channo > min len; channo--) 
if ( (*chans) [linkno][channo].call=timer != o) 
· (*chans) [linkno][channo].call_timer--; 
I* Now loop through all channels and, if required, 
send a call request on highest logical channel 
with an expired timer. */ 
for (channo = NO CHANS; channo > min len; channo--) { 
if ((*chans) [linkno][channo].call_timer == 0 && 
(*chans) [linkno]fchanno].state == Pl) { 
} 
} 
/* Add a call request packet to the work que. */ 
work in = (++work in == MAX QUE) ? 0 : work in; 
work:que[work_in]:process =-PAC_TRANS; -
work que[work in].link = linkno; 
work-que[work-in].channel = channq; 
work:que[work:in].ptype = CALL_REQUEST; 
/* Put channel into call request state. */ 
(*chans)[linkno][channq].state = P2; 
/* Start the test packet timer. */ 
timer= (*master[linkno]).stimer; 
(*chans) [linkno][channo].send_timer =timer; 
/* Start the clear timer. */ 
timer= (*master[linkno]).call len; 
(*chans) [linkno][channo].clear-timer =timer; 
- /* Restart the call timer. */ 
timer= (*master[linkno]).call len+ (*master(linkno]).cinterval; 
(*chans) [linkno](channo].ca~l_timer =timer; 
/* Update the link activity counter to highest no. 
chans. used (Note that pre decrement first). */ 
if ((NO CHANS - channo + 1) > --(*stats[linkno]) .system.active) 
(*stats[linkno]).system.active =(NO CHANS- channo + 1); 
/* Break out of the for loop. 
(At most one call request per 0.1 sees.)*/ 
break; 
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/* Decrement channel clear timers and clear calls if required. */ 
clear check (linkno) 
register int linkno; 
{ 
} 
register int channo; 
int min_lcn, timer; 
decrementing the /* Loop through all channels 
clear timer. . *I 
min len= NO CHANS- (*master[linkno]).no chans; 
for-(channo ~ NO_CHANS; channo > min_lcn;-channo--) { 
} 
if ((*chans) [linkn~] [channo] .state != Pl) { 
} 
if (--(*chans) [linkno][channo].clear_timer == O) { 
} 
I* If required, add a request to the work que. */ 
I* Do this via a function defined in PACREC module.•; 
chan clear (linkno, channo); 
I* Start the call timer. */ 
timer= (*master[linkno]).cinterval; 
(*chans) [linkno][channo].call_timer =timer; 
/* Decrement send timers of all active channels. If expired and buffers are 
available, build a test buffer and pass to packet level for transmission 
to the DCE. The receiver status and packet level window are also 
checked first. */ 
send check (linkno) 
register int linkno; 
{ 
register int channo; 
int min_lcn, timer; 
/* If the link is not in the twaiting state, loop 
round all active channels and send test packets 
if required. *I 
if ((*stats[linkno]).system.tcongested ==FALSE) { 
m~n_lcn = NO~CHANS- (*master[linkno]).no_chans; 
t~mer = (*master[linkno]).stimer; 
I* Loop through all the high channels. *I 
for (channo = NO_CHANS; channo > min_lcn; channo--) { 
/* If the logical channel is in data transfer state, 
decrement it's packet send_timer and see if time 
to send a test packet.*/ 
if ( ((*chans) [linkno][channo].state == P4) && 
((*chans)[linkno][channo].trans state-- Dl) ) { 





· .. } 
l 
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I* Must check if packet level can cope with another 
packet on this channel before actually calling the 
function to add the message to the queue. *I 
if ( (*chans) [linkno][channo].no qued < 
<*chans) [linkno][channo].window) 
testpac (linkno, channo); 
I* Restart the send timer. *I 
(*chans) [linkno][channo].send_timer =timer; 
I* This function is called by send check and passes'the standard test message 
to the packet level via the work queue. For monitoring purposes, the 
function fills in the channel number (in decimal digits) at the start of 
the test message. *I 
testpac (linkno, channo) 
int linkno, channo; 
{ 
register int buffno, i; 
int temp; 
char digit[4]; 
I* Find and reserve the next free transmit buffer. *I 
buffno =buff find (TRANSMIT, linkno, channo); 
I* Copy in the first 32 bytes of the test packet. 
The rest will already be in the buffer as all 
control packets used are less than 32 bytes. *I 
for (i = O; (i < 32) && (test_packet[i] != '\0 1 ); i++) · 
(*tbuff[linkno]) [buffno].data[i] = test_packet[i]; 
temp = channo; 
I* Convert the channel number to ASCII digits 
and fill it into the test packet. */ 
for (i = O; i < 3; i++) 
digit[i] = O; 
while (temp >= 1000) { 
digit[3]++; 
temp = temp - 1000; 
} 
while (temp >= 100) { 
digit[2]++; 
temp = temp - 100; 
} 
I* Break hex number into decimal digitse *I 
} 
TRAFFGEN 
while (temp >= 10) { 
digi~[l]++; 
temp = temp - 10; 
} 
digit[O] = temp; 
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/* Convert decimal digits to ASCII code. */ 
for (i = O; i <= 3; i++) { 
digit[i] = digit[i] + Oxll; 
/* Fill the channel number into the buffer.*/ 
(*tbuff[linkno]) [buffno].data[S- i] = digit[i]; 
} 
!* Fill in the packet data field length into 
the buffer control structure. */ 
tcontrol[linkno][buffno].length = {*stats[linkno]).system.buff_len; 
I* Add the buffer to the work que. *I 
work in = (++work in == MAX QUE) ? o : work in; 
work=que[work_in]:process =-PAC_TRANS; -
work que(work in].link = linkno; 
work-que[work-in].channel = channo; 
work-que[work-in].ptype =DATA; 
work=que(work:in].buffer = buffno; 
/* Increment the traffgenjpacket level flow 
control counter~ */ 
(*chans) [linkno](channo].no qued++; 
/* Future expansion: Pac rec module passes up data packets. 




int linkno, buffno; 
/* Get in buffer details and free the buffer. */ 
linkno =work que[work out].link; 
buffno = work-que[work-out].buffer; 
buf~ free (RECEIVE, linkno, buffno); 
/**************************************************************************/ 
APPENDIX E: 















Packet building functions. 
PACREC 
Listed in standard order are the 
functions which actually create the 
packets. 
pac received 
Packet processing functions. 
A list of functions to process a 





WD2511 service functions 
WD2511 initialization functions. 
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I* PACTRANS.C *I 
I*************************** I 
/* PACKET TRANSMIT PROGRAM */ 
I*************************** I 
I* This program is called by SYSTEMS when a packet needs to be transmitted. 
The main function, PAC_TRANSMIT, examines the work que to determin what 
type of packet is required. The appropriate function is then called to 
build the packet. Finally, the buffer is added to the send queue for 





I* The main function of this module and the only entry point. The function 
reads in details from the work queue and calls the appropriate functions 
to build the packet. The frame is then added to the link level queue. */ 
pac transmit () 
{ 
register int linkno, channo; 
int buffno, len; 
unsigned char cjob; 
unsigned short job; 
I* Read in details from the work que. *I 
linkno = (int) work que[work out].link; 
cjob =work que[work out].ptype; 
job = (unsigned short) cjob; 
channo = work_que[work_out].channel; 
I* Find the next free transmit buffer. */ 
if ((job !=DATA) && (job !=INTERRUPT)) 
buffno =buff find (TRANSMIT, linkno, channo); 
else 
/* For data packets the traffgen module passes a 
message to the packet level via the work queue. *I 
buffno = work_que[work_out].buffer; 
\ 
PACTRANS 
switch (job) { 
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/* Call the appropriate function to build the packet. 
Also, call a timer function if required and update 
the logical channel state. */ 
/* Call set up and clearing. */ 
I* ========================= *I 
case CALL REQUEST: 
len = t call request (linkno, channo, buffno); 
timer_req (linkno, channo, CALL_REQUEST); 
(*chans) [linkno][channo].state = P2; 
break; 
case CALL ACCEPTED: 
len= t c accepted (linkno, channo, buffno); 
(*chans)[linkno][channo].state = P4; 
break; 
case CLR REQUEST: 
len= t clr request (linkno, channo, buffno); 
timer_req (linkno, channo, CLR_REQUEST); 
(*chans) [linkno][channo].state = P6; 
break; 
case CLR CONFIRM: 
Yen = t clr confirm (linkno, channo, buffno); 
(*chans)[linkno][channo].state = Pl; 
break; 
/* Data and interrupt packets. */ 
I* =========================== *I 
case DATA: 
len= t data (linkno, channo, buffno); 
if ((*chans)[O][channo].state != P4) { 
buff free (TRANSMIT, o, channo); 




case INTERRUPT: /* Note: interrupt packets currently not used.*/ 
len = t interrupt (linkno, channo, buffno); 
break; -
case INT CONFIRM: 
case RR: 
len = t int confirm (linkno, channo, buffno); 
break; 
/* Flow control and reset packets. */ 
I* =============================== *I 
len= t rr (linkno, channo, buffno); 
break; -
case RNR: /* Note: RNR packets not used by traffic generator.*/ 
len= t rnr (linkno, channo, buffno); 
break; 
} 
PACTRANS APPENDIX E: 3 
} 
case RES REQUEST: 
Ien = t res request (linkno, channo, buffno); 
timer req (linkno, channo, RES REQUEST); 
(*chans)[linkno][channo].trans-state = D2; 
break; -
case RES CONFIRM: 
Ien = t res confirm (linkno, channo, buffno) ; 
(*chans)[li~o][channo].trans state= Dl; 
break; -
/* Restart packets. */ 
/* ============ *I 
case RESTART REQUEST: 
len~ t_req_restart (linkno, buffno); 
timer req (linkno, channo, RESTART REQUEST) ; 
(*stats[linkno]).system.pstate = R2; 
break; 
case RESTART CONFIRM: 
len~ t conf restart (linkno, channo, buffno); 
break; - -
I* If none of the above, then update error 





tcontrol [ linkno] [buffno] •. channel 
tcontrol[linkno][buffno].length 
Fill in details of the buffer into the 
buffer control structure. */ 
= channo; /* Channel number.*/ 
= len; /* Buffer length. */ 
I* Declare the buffer as being ready to send.*/ 
tcontrol[linkno][buffno].send =TRUE; 
/* Add the frame to the link level queue.*/ 
send in[linkno] = (++send in[linkno]==NO TRAN BUFFS) ? 0 : send_in[linkno); 




/* PACKET BUILDING FUNCTIONS *I 
/*****************************/ 
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J* This function builds a call request packet. The address field is built 
from constants defined in the PACKET.CON file. Currently call facility 
fields are not supported. Call subaddressing is implemented by using 
the DTE address field. *I 
. I* Initialize the address arrays (cant inside a function). */ 
int calling[] = { CALLING }; 
int call.ed [ ] = { CALLED } ; 
t call request (linkno, channo, buffno) 
int linkno, channo, buffno; 
{ 
register temp; 
char far *address; 
int lenl, len2; 
int byteno, nibno; 
lenl = sizeof (calling) 1 2; 
len2 = sizeof (called) I 2; 
I* Determin the address lengths. *I 
I* Calculate the base address of the buffer 
to speed up the access time. *I 
address= &( (*tbuff[linkno]) [buffno].gfi ); 
I* Byte 1 is the format identifier and group number*/ 
temp = channo;. 
*(address + GFI) = GFI CALL I ((temp >> 8) & OXOF); 
I* Byte 2 is the logical channel number. 
*(address + LCN) = (char) channo; 
/* Byte 3 is the packet type identifier. 
*(address + PTYPE) = CALL_REQUEST; 
I* Fill in the calling and called DTE address lengths. *I 
temp = lenl; 
*(address+ 3) = (char) (len2 + (temp<< 4)); 
byteno = 4; 
nibno = l; 
I* Fill in the called address field. *I 
for (temp = 0; temp < lenl; temp++) { 
} 
if (nibno == l) { 
} 
*(address+ byteno) = (called[temp] << 4); 
nibno = 0; 
else { 
} 
*(address+ byteno) += called[temp]; 
byteno++; 
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I* Fill in the calling address field. *I 
for (temp = 0; temp < len2; temp++) { 
} 
if (nibno == l) { 
} 
*(address + byteno) = (calling[temp] << 4); 
nibno = 0; 
else { 
} 
*(address+ byteno) += calling[temp]; 
byteno++; 
nibno = l; 
I* Use an integral number of octets. *I 
if (nibno == 0) { 
byteno++; 
nibno = l; 
} 
*(address + byteno) = O; . 
byteno++; 
I* Call facilities length set to o. *I 
return (byteno) ; .1* Return the packet length. *I 
I* This function builds a three byte call accept packet. *I 
t c accepted (linkno, channo, buffno) 




char far *address; 
I* Calculate the base address of the buffer 
to speed up the access time. *I 
address=&(- (*tbuff[linkno])(buffno].gfi ); 
I* Byte l is the format identifier and group number*/ 
temp = channo; 
*(address+ GFI) = GFI_CALL I ((temp>> 8) & OxOF); 
I* Byte 2 is the logical channel number. *I 
*(address + LCN) = (char) channo; 
I* Byte 3 is the packet type identifier. *I 
*(address + PTYPE) = CALL_ACCEPTED; 
return (3); I* Return the packet length. *I 
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/* Build a clear request packet, with clearing cause being DTE ORIGINATED. */ 
t clr request (linkno, channo, buffno) 




char far *address; 
!* Calculate the base address of the buffer 
to speed up the access time. *I 
address= &( (*tbuff[linkno])[buffno].gfi); 
temp =· channo; 
*(address + GFI) = 
/* Byte 1 is the format identifier and group number*/ 
*(address+ LCN) 
GFI_CALL 1 ((temp>> 8) & OxOF); 
/* Byte 2 is the logical channel number. */ 
= (char) channo; 
*(address + PTYPE) 
I* Byte 3 is the packet type identifier. */ 
= CLR_REQUEST; 
/* Byte 4 is the clearing cause. */ 
*(address + BYTE4) = C DTE_ORIGINATED; 
return (4); /*Return the packet length. *I 
/* This function builds a clear confirmation packet. *I 
t clr confirm (linkno, channo, buffno) 




char far *address; 
/* Calculate the base address of the buffer 
to speed up the-access time. *I 
address= &( (*tbuff[linkno])[buffno].gfi ); 
/* Byte 1 is the format identifier and group number*/ 
temp = channo; 
*(address + GFI) = 
*(address + LCN) 
GFI_CALL 1 ((temp>> 8) & OxOF); 
/* Byte 2 is the logical channel number. */ · 
= (char) channo; 
*(address + PTYPE) 
return (3); 
/* Byte 3 is the packet type identifier. *I 
= CLR _CONFIRM; 
/* Return the packet length. *I 
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/* This function adds the data packet header to the message passed from the 
traffic generator module. The channel send sequence number is updated. 
Modulo 8 sequence numbering is used. *I 
t data (linkno, channo, buffno) 





char far *address; 
I* Calculate the base address of the buffer 
to speed up the access time. *I 
address= &( (*tbuff[linkno]) (buffno].gfi ); 
I* Format identifier and group number. *I 
temp = channo; 
*(address+ GFI) = GFI_DATA I ((temp>> 8) & OxOF); 
I* Logical channel number. *I 
*(address + LCN) = {char) temp; 
I* Set the packet's receive sequence number to the 
receive state variable dte vr. *I 
temp= (*chans)(linkno](channo].dte vr; -
I* Reset the receive acknowledgement counter. *I 
(*chans) [linkno](channo].R = O; 
I* Fill the number into top 3 bits of packet identifier. *I 
byte3 =(char) (temp<< 5); 
I* Bits 2, 3 and 4 used for packet send sequence no. */ 
temp= {*chans) [linkno](channo].dte vs; 
byte3 I= (char) (temp<< 1); -
I* Update the channel send state variable.*/ 
temp= (*chans) [linkno](channo].dte vs; 
temp = (++temp == 8) ? 0 : temp; -
(*chans)[linkno](channo].dte_vs =temp; 
I* Also update the outstanding packet counter K. *I 
(*chans}(linkno](channo].K++; 
temp= (*chans) [linkno](channo].mbit; 
byte3 1~ (char) (temp<< 4); I* Mbit is in bit 5 of the byte. *I 
*(address+ PTYPE) = byte3; 
I* Return the total frame lenght, the original data 
field length having been filled in by traff_gen.•; 
return {tcontrol[linkno](buffno].length + 3); 
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/* Build an interrupt packet. These are currently not used by the traffic 
generator. The fourth byte of the packet would contain the user data. */ 
t interrupt (linkno, channo, buffno) 




char far *address; 
addre$s = &( (*tbuff[linkno]) [buffno].gfi); 
/* Byte 1 is the format identifier and group number*/ 
temp = channo; 
*(address+ GFI) = GFI CALL I ((temp>> 8) & OxOF); 
/* Byte 2 is the logical channel number. */ 
*(address + LCN) = (char) channo; 
/* Byte 3 is the packet type identifier. */ 
*(address + PTYPE) = INTERRUPT; 
I* User data field, just set to o. *I 
*(address + 3) = O; 
return (3); I* Return the packet length. *I 
/* Build the three byte interrupt confirmation packet. *I 
t_int_confirm (linkno, channo, buffno) 




char far *address; 
address = & ( (*tbuff[linkno]·) [buffno] .gfi ) ; 
I* Byte l is the format identifier and group number*/ 
temp = channo; 
*(address+ GFI) = GFI_CALL I ((temp>> 8) & OxOF); 
I* Byte 2 is the logical channel number. */ 
*(address + LCN) = (char) channo; 
I* Byte 3 is the packet type identifier. */ 
*(address + PTYPE) = INT_CONFIRM; 
return (3); I* Return the packet length. *I 
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I* Build a receive ready packet to acknowledge received data packets. *I 
t rr (linkno, channo, buffno) 




char far *address; 
I* Calculate the base address of the buffer 
to speed up the access time. *I 
address= &( (*tbuff[linkno])[buffno].gfi ); 
I* Byte 1 is the format identifier and group number*/ 
temp = channo; 
*(address + GFI) = 
*(address + LCN) 
(char) (GFI CALL I ((temp>> 8) & OXOF)); 
7* Byte 2 is the logical channel number. *1-
= (char) channo; 
I* Set the receive sequence number in the packet to 
the value of the receive state variable dte vr. */ 
temp = (*chans) [linkno] (channo] .dte vr -
I* Byte 3 is the packet type identifier and 
the receive sequence number. *I 
*(address+ PTYPE) = (char) (RR 1 (temp<< 5)); 
I* Reset the receive acknowledgement counter. *I 
(*chans) [linkno](channo].R = 0; 
return (3); I* Return the packet length. *I 
I* Build an RNR packet. Note that as these packets are not supported on all 
X.25 equipment, the traffic generator currently does not send them. 
If the receive frame buffers are getting congested, then an RNR frame will 
be sent to the DCE. *I 
t_rnr (linkno, channo, buffno) 




char far *address; 
I* Calculate the base address of the buffer 
to speed up the access time. *I 
address= &( (*tbuff[linkno]) (buffno].gfi ); 
temp = channo; 
*(address + GFI) = 
I* Byte 1 is the format identifier and group number*/ 
(char) (GFI CALL I ((temp>> 8) & OxOF)); 
*(address + LCN) 
I* Byte 2 is the logical channel number. *I 
= (char) channo; 
I* Set receive sequence number in packet to value of 
the channel's receive state variable dte vr. */ 
temp= (*chans) [linkno](channo].dte_vr; 
/* Byte 3 is the packet type identifier and 
the receive sequence number. *I 
*(address+ PTYPE) = (char) (RNR 1 (temp<< 5)); 
I* Reset the receive acknowledgement counter. *I 
(*chans) [linkno](channo].R = 0; 
return (3); 
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/* Build a reset request packet. The resetting cause is filled in as DTE_ 
ORIGINATED. These packets are sent as a result of received data packet 
sequence errors. Note that the channel sequence numbers are reset by the 
chan_reset utility function in PACREC. */ 
t res request (linkno, channo, buffno) 




char far *address; 
/* Calculate the base address of the buffer 
. , to speed up the access time. */ 
address= &( (*tbuff[linkno])[buffno].gfi ); 
/* Byte 1 is the format identifier and group number*/ 
temp = channo; 
*(address+ GFI) = GFI_CALL I ((temp>> 8) & OxOF); 
/* Byte 2 is the logical channel number. */ 
*(address+ LCN).= (char) channo; 
/* Byte 3 is the packet type identifier. */ 
*(address'+ PTYPE) = RES_REQUEST; 
/* 'Byte 4 is the resetting cause field. */ 
*(address + BYTES) = R DTE_ORIGINATED; 
return (4); /*Return the pac~et length. */ 
/* Build a reset confirmation packet. */ 
t res confirm (linkno, channo, buffno) 




char. far *address; 
-
address= &( (*tbuff[linkno]) [buffno].gfi); 
temp = channo; 
*(address + GFI) = 
I* Byte 1 is the format identifier and group number*/ 
GFI CALL I ((temp>> 8) & OxOF); 
- /* Byte 2 is the logical qhannel number. */ 
*(address + LCN) = (char) channo; 
*(address + PTYPE) 
return (3); 
/* Byte 3 is the packet type identifier. */ 
= RES_CONFIRM; 
/* Return the packet length. */ 
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/* Build a packet level restart packet. The restarting cause is entered 
as being a "local procedure error". Note that the required packet level 
initialization is done by the sys restart utility function in PACREC. */ 
t_req_restart (linkno, buffno) 




char far *address; 
address= &( (*tbuff[linkno]) [buffno].gfi ); 
/* Byte l is the format identifier and group number*/ 
*(address + GFI) = GFI_CALL; 
/* Byte 2 is the logical channel number. *I 
*(address + LCN) = O; 
I* Byte 3 is the packet type identifier. *I 
*(address + PTYPE) = RESTART _REQUEST; 
I* Byte 4 is the restarting cause field. *I 
*(address + BYTE4) = LOCAL_PROC_ERR; 
return (3); I* Return the packet length. */ 
/* Build a restart confirmation packet. *I 
t~conf_restart (linkno, channo, buffno) 




char far *address; 
address= &( (*tbuff[linkno])[buffno].gfi ); 
I* Byte l is the format identifier and group number*/ 
temp = channo; 
*(address+ GFI) = GFI CALL I ((temp>> 8) & OxOF); 
I* Byte 2 is the logical channel number. *I 
*(address + LCN) = (char) channo; 
I* Byte 3 is the packet type identifier. *I 
*(address + PTYPE) = RESTART_CONFIRM; 
return (3); I* Return the packet length. *I 
~ 
/*****************************************************************~********I 
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/* PACREC.C */ 
/***************************/ 
/* PACKET RECEIVED PROGRAM */ 
/***************************/ 
I* The packet received program is called by SYSTEMS after a packet has been 
received from the DCE. The main function reads in the packet header and 
decodes it, checking for a valid header. A function is then called to 




#include '"DVARS. C" 
I* The modules main function. */ 
. pac_received () 
{ 
register int linkno, len; 
int buffno, length, temp; 
unsigned char gfi, ptype, byte4, byteS; 
char error=O; 
char far *address; 




/* Read in the work que information. *I 
=work que[work out].link; 
= work-que[work-out].buffer; 
- 7* Get in length from buffer control structure. */ 
= rcontrol[linkno][buffno].length; 
I* Now access the buffer itself, reading in the first three 
bytes of the packet i.e. the packet header. */ 
/* For extra speed, calculate the address first. */ 
address= &( (*rbuff[linkno])[buffno].gfi); 
gfi =*(address+ GFI); /* General format identifier. */ 
I* First four bits of gfi are part of the channel number. */ 
temp = gfi & OxOOOF; 
I* Read in the rest of the logical channel number. 
paying particular attention to the sign bit. */ 
len= (*(address+ LCN) & OxOOFF) I (temp<< 8); 
ptype =*(address+ PTYPE.); 
byte4 = *(address + 3); 
bytes= *(address+ 4); 
I* Packet type identifier. */ 
I* Read in the fourth byte of the packet 
(if available). e.g. for clearing cause.*/ 
I* Read in the fifth byte of the packet 
(if available). e.g. diagnostic codes. */ 
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I* If in loop back test mode, calculate the 
· new len i.e. receive with low len nos. */ 
if ((*master[linkno]).lback ==TRUE && len 1= 0) 
len = NO CRANS - len + 1; 
I* Check that have a valid GFI : Qualifier bit set to O. 
(i.e. datagrams are not supported.) *I 
if ( (gfi & Ox80) != 0) 
error = TRUE; 
I* Mod 8 sequencing must be used. . 
(SAPONET does not support mod 128) *I 
if ((gfi & Ox30) 1= OxlO) 
error = TRUE; 
I* Check that have a valid logical channel number. 
{i.e. between 1 and NO CRANS inclusive.) *I 
if {(len< 0) 11 (len> NO_CHANS)) 
error = TRUE; 
if (error == TRUE) { 
} 
I* If an error, update the counter.*/ 
(*stats[linkno]).system.rec_err++; 
I* can then only free the buffer. */ 
buff free (RECEIVE, linkno, buffno); 
return; 
I* Return to main program. *I 
I* Examine ptype and call the appropri·ate function 
to process the received packet. *I 
I* Data packet if bit 1 of ptype is 0.*1 
if {(ptype & OXOl) ==DATA) 
data_packet (linkno, len, buffno, ptype); 
I* Test for flow control packets. *I 
else if ((ptype & OxlF) == RR) 
rr (linkno, len, ptype); 
else if ((ptype & Ox1F) == RNR) 
rnr '(linkno, len, ptype); 
else { 
iptype = (unsigned short) ptype; 
I* For the others, use a switch statement. */ 
switch (iptype) { 
I* Call set-up and clearing. *I 
case INCOMING CALL: 
incoming call (linkno, len, address); 
break; -
case CALL CONNECTED: 
call connected (linkno, len) ; 
break; 
case CLR INDICATION: 
clr_indication (linkno, len, byte4); 
if (length == 5) 
diag_decode (byteS); 
break; 
case CLR CONFIRM: 














interrupt (linkno, len, buffno); 
break; 
INT CONFIRM: 
Int confirm (linkno, len); 
break; 
RES INDICATION: 
reset indication (linkno, len, byte4); 
if (length == s) 
diag decode (byteS); 
break;-
RES CONFIRM: 
reset confirm (linkno, len); 
breakt 
RESTART IND: 
rest-indication (linkno, len, byte4); 
if (length == S) 
diag decode (byteS); 
break;-
RESTART CONFIRM: 




diag decode (linkno, len, byte4); 
break; 
default: 
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/* Update counter for invalid codes. */ 
(*stats[linkno]).system.rec err++; 
break; -
buff free (RECEIVE, linkno, buffno); 
/*************************************************************************/ 
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/*******************************/ 
/* PACKET PROCESSING FUNCTIONS */ 
/*******************************/ 
/* DCE requests the setting up of a new channel •. If in ready state Pl, 
then send a call accept packet and go to data transfer state P4. Also 
for P2 and P6. For any other state, send a clear request packet. */ 
incoming call (linkno, 
int linkno, channo; 




if ((*chans)[linkno][channo].state == Pl I I 
(*chans) [linkno][channo].state == P2 I I 
} 
(*chans) [linkno][channo].state == P6) { 
/* Channel in data transfer state. */ 
(*chans) [linkno][channo].state = P4; 
/* Data transfer sub-state ready. */ 
(*chans) [linkno][channo].trans_state = 01; 
/* Add a call accept packet to the work que*/ 
work in = (++work in == MAX QUE) ? 0 : work in; 
work-que[work in]:process =-PAC TRANS; -
work:que[work:in].link = linkno7 
work que[work in].channel = channo; 
work:que[work:in].ptype = CALL_ACCEPTED; 
/* Read in DTE address. */ 
header address (linkno, channo, address); 
/* Call user data not supported. */ 
return; 
/* If channel in some other state , then send back a 
clear request packet and put the channel into the 
clear request state. (See end of this module.) */ 
chan_clear (linkno, channo); 
/* Increment the error counter. */ 
(*stats[linkno]).system.state err++; 
/* This function is called by the call request and incoming call functions. 
At present it just reads the 14 digit (7 byte) address (defined in X12l) 
into the chans array (Address p~ocessing is not required). */ 
header_address (linkno, channo, address) 
int linkno, channo; 
char far *address; 
{ 
int i; 
(*chans) [linkno][channo].add len 
for (i = O; i < 7; i++) 
I* Address length field. *I 
=*(address+ 3); 
I* Read in called DTE address. *I 
(*chans) [linkno][channo].dte_adds[i] =*(address+ 4 + i); 
} 
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I* DCE has acknowledged a call request and set up a logical channel. 
Check for correct state, then update the channel's status array. *I 
call connected (linkno, channo) 
int -linkno, channo; 
{ 
} 
I* Check that the logical channel is in the DTE waiting state. 
if ((*chans) [linkno][channo].state == P2) { 
*I 
} 
!* Reset the call request timer. */ 
(*chans) [linkno][channo].tactive =FALSE; 
· !* Put channel into data transfer state. *I 
(*ch·i:ms)"[linkno] [channo] .state = P4; 
I* Flow control ready sub-state._ *I 
(*chans) [linkno][channo].trans state= Dl; 
- I* Increment call counter. *I 
(*stats[linkno]).packet.calls++; 
return; 
I* If channel in DTE clear request state, then 
discard packet and increment the error counter.*/ 




I* If ·in some other state, then there is an error. 
chan_clear (linkno, 
Call a function to clear the channel and put it 
into state P6 (see end of this module). *I 
channo) ; 
I* Also, increment error counter. *I 
(*stats[linkno]) .system •. state err++; 
I* DCE would like to clear the call. First update the statistics. _ 
Unless in DTE clear request state, clear the logical channel, flush the 
buffers and add a clear confirm entry to the work queue. *I 
clr indication (linkno, channo, cause) 
int- linkno, channo; 
char cause; 
{ 
I* Using the cause byte of the packet, increment the 
appropriate clear'counter. *I 




switch (cause) { 
} 
case C NET CONGESTION: 
(*stats[linkno]).packet.congest clears++; 
break; -
case C NUMBER BUSY: 
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I* DTE clear request state: stop the clear timer 
and go direct to ready state. */ 
if ((*chans)[linkno](channo].state == P6) { 
(*chans) [linkno](channo].tactive =FALSE; 
(*chans)[linkno](channo].state = Pl; 
return; 
} 
/* Any other state, re-initialize chans status array.*/ 
chan init (linkno, channo); 
{*chans)(linkno](channo].state = Pl; 
/* Flush all transmit buffers. */ 
buff flush (linkno, channo); 
- ,.i 
/* Add a clear confirmation packet to the work que. */ 
work in = (++work in == MAX QUE) ? o : work in; 
work que(work_in]:process =-PAC_TRANS; -
work que(work in].link = linkno; 
work=que(work=in].channel = channo; 
work_que(work_in].ptype = CLR_CONFIRM; 
/* Remote DTE has confirmed a clear which originated at this DTE. 
If correct, clear the timer and update the channels state. 
I.f in wrong state, call a function to clear the channel. *I 
clr confirm (linkno, channo) 
int- linkno, channo; 
{ 
} 
/* Check that the current state is P6. *I 
if ((*chans) [linkno](channo].state == P6) { 
} 
I* Yes, stop the clear timer. */ 
{*chans)[linkno](channo].tactive =FALSE; 
/* Put the channel into ready state. */ 
(*chans) [linkno](channo].state = Pl; 
return; 
/* If the channel was not in the DTE waiting state then there 
is an error. First clear the channel, put it into state 
P6 and send a clear request. */ 
chan clear (linkno, channo); 
/* Update state error counter. */ 
(*stats(linkno]).system.state_err++; 
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!* This function processes data packets, checking for correct 
state and sequence numbers. */ 
data packet (linkno, channo, buffno, ptype) 
int -linkno, channo, buffno; 
char ptype; 
{ 
char temp, dee _pr ,. dee _ps; 
/* Check that the logical channel is in the data 
transfer state and that the flow control is ready. */ 
if ( ((*chans)[linkno][channo].state == P4) && 
} 
j ((*chans) [linkno][channo].trans_state == 01) ) { 
I* If okay, check for correct sequence numbers. */ 
/* P(R) occupies the three M.S.Bits of the type identifier.*/ 
temp = ptype; 
dce_pr = (temp >> 5) & Ox07; 
/* P(S) occupies bits 1,2 and 3. *I 
·temp = ptype; 
dce_ps = (temp >> l) & Ox07; 
/* Call a function to check the receive sequence no. 
and update the chans. status array. */ · 
if (pr_seq_check(linkno, channo, dce_pr) == FALSE) { 
/* If wrong, reset the channel. */ 
} 
chan reset (linkno, channo); 
return; 
/* Do a similar check 
if (ps_seq_check(linkno, channo, dce_ps) 
chan_reset (linkno, channo); 
return; 
} 
on the send sequence number. */ 
== FALSE) { 
/* Check window and send an RR packet if required. */ 
win check (linkno, ·channo, dce_ps); 
/* Increment the data packet received counter. */ 
(*stats[linkno]).packet.data++; 
return; 
/* Take action if channel is in wrong state. */ 
/* First increment the error counter. */ 
(*stats[linkno]).system.state_err++; 
/* Discard packet if in ·DTE reset request state. */ 
if ( ((*chans) [linkno][channo].state == P4) && 
((*chans) [linkno](c~anno].trans_state == 02) ) { 
return; 
} 
/* If channel in DCE reset indication state, */ 
if ((*chans) [linkno][channo].state == P4 && 
(*chans)[linkno](channo].trans state== D3) { 
/* then discard packet-and reset the channel. */ 
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I* Discard if channel in DTE clear request state. *I 
if ((*chans) [linkno][channo].state == P6) 
return; 
I* Clear channel if in some other state. *I 
chan clear (linkno, channo); 
I* If channel in correct state, add a interrupt confirmation packet to 
the W,ork queue, increment counter and return. *I 
interrupt (linkno, channo, buffno) 
int lin-kno, channo, buffno; 
{ 
} 
I* Check that logical channel in data transfer state and ready. *I 
if ((*chans)[linkno](channo].state == P4 && 
} 
(*chans) [linkno][channo].trans state== Dl) { 
I* Send a interrupt confirm packet. */ 
work_in = (++work_in == MAX_QUE) ? 0 : work_in; 
work que[work in].process =PAC TRANS; 
work~que[work-in].link = linkno7 
work-que[work-in].channel = channo; 
work=que(work=in].ptype = INT_CONFIRM; 
(*stats(linkno]).packet.int_pa~s++; 
return; 
I* Increment the counter. *I 
I* Take action if channel is in wrong state. *I 
I* First increment the error counter. *I 
(*stats[linkno]).system.state_err++; 
I* Discard packet if in DTE reset request state. *I 
if ((*chans)(linkno][channo].state == P4 && 
return; 
(*chans) [linkno][channo].trans state== D2) { 
} 
I* If channel in DCE reset indication state, *I 
if ((*chans)[linkno][channo].state == P4 && 
(*chans)(linkno](channo].trans state== D3) { 
I* then discard packet-and reset the channel. *I 
chan reset (linkno, channo); 
return; 
} 
I* Discard if channel in DTE clear request state~ *I 
if ((*chans)(linkno][channo].state == P6) 
return; 
I* Clear channel if in some other state. *I 
chan clear (linkno, channo); 
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/* Interrupt confirmation function. Only take action if the channel is 
in the wrong state. */ 
int confirm (linkno, channo) 
int- linkno, channo; 
{ 
} 
/* Check that logical channel in data transfer state and ready. */ 
if ((*chans)[linkno][channo].state == P4 && 
} 
(*chans) [linkno][channo].trans_state == D1) { 
/* Indicate acknowledgement to upper level.*/ 
(*chans)[linkno][channo].int_pac =FALSE; 
return; 
I* Take action if channel is in wrong state. *I 
I* First increment the error counter. *I 
(*stats(linkno]).system.state err++; 
I* Discard packet if in DTE reset request state. *I 
if ((*chans) [linkno][channo].state == P4 && 
(*chans) [linkno](channo].trans state== D2) { 
return; 
} 
I* If channel in DCE reset indication state, *I 
if ((*chans)[linkno][channo].state == P4 && 
(*chans)(linkno][channo].trans state== DJ) { 
I* then discard packet-and reset the channel. *I 
chan reset (linkno, channo); 
return; 
} 
I* Discard if channel in DTE clear request state. *I 
if ( ( *chans) ["linkno] [ channo] • state == P6) 
return; 
I* Clear channel if in some other state. *I 
chan clear (linkno, channo); 
/* Check that channel is in correct state and has a valid 
receive sequence number. If not, reset the channel. 
Takes appropriate action if channel in wrong state. *I 
rr (linkno, channo, byte3) 





I* Check for data transfer state, flow control ready. *I 
if ((*chans) [linkno][channo].state == P4 && 
(*chans) [linkno](channo].trans_state == D1) { 
} 
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} 
I* Check the P(R) sequence number and update the 
counters in chans accordingly. */ 
dce_pr = (byte3 >> 5) & Ox07; 
if (pr seq_check (linkno, channo, dce_pr) == TRUE) { 
- /* If alright, change the channel status. */ 
(*chans)[linkno][channo].dce rdy =TRUE; 




/* If invalid, reset the channel. */ 
chan reset (linkno, channo); 
./ -
return; 
/* Discard packet if in DTE reset request state. */ 
if ((*chans) [linkno][channo].state == P4 && 
(*chans) [linkno](channo].trans_state == D2) { 
return; 
} 
I* Discard if channel in clear request state. */ 
if ((*chans) [linkno][channo].state == P6 1 I 
(*chans)[linkno](channo].state == P7) 
return; 
/* Clear channel if in some other state. */ 
chan clear (linkno, channo); 
(*stats[linkno]).system.state_err++; 
/* Check for correct channel state and a valid receive sequence number. 
If invalid reset the channel, otherwise change channel status. */ 
rnr (linkno, channo, byte3) 






I* Check that channel is in the correct state. */ 
((*chans)(linkno](channo].state == P4 && 
(*chans) [linkno](channo].trans_state == Dl) { 
/* Check the P(R) sequence number and update the 
counters in chans accordingly. */ 
dce_pr = (byte3 >> 5) & Ox07; 
if (pr_seq_check (linkno, channo, dce_pr) == TRUE) { 




/* If invalid, reset the channel. */ 
chan reset (linkno, channo); 
return; 
} 
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/* Discard packet if in DTE reset request state. */ 
if ((*chans) [linkno][channo].state == P4 && 
(*chans) [linkno](channo].trans_state == D2) { 
return; 
} 
/* If channel in DCE reset indication state, */ 
if ((*chans)(linkno](channo].state == P4 && 
} 
(*chans) [linkno][channo].trans_state == D3) { 
/* then discard packet and reset the channel. */ 
chan reset (linkno, channo); 
return; 
/* Discard if channel in DTE clear request state. */ 
if ((*chans) [linkno](channo].state == P6) 
return; 
I* Clear channel if in some other state. */ 
chan clear (linkno, channo); 
(*stats[linkno]).system.state err++; 
/* DCE wishes to reset the channel. If in ready state Dl, reset the sequence 
numbers, flush the buffers and add a reset confirm packet to the work que. 
If in DTE reset request state, then just go directly to state Dl. */ 
·reset_indication (linkno, channo) 
int linkno, channo; 
{ 
/* Only take action if in the flow control ready state Dl. */ 
if ((*chans)[linkno](channo].state == P4 && 
} 
(*chans) [linkno](channo].trans state== Dl) { 
/* Add a reset confirm to the work que. *I 
work in = (++work in == MAX QUE) ? 0 : work in; 
work-que(work in]~process =-PAC TRANS; -
work-que(work-in].link = linkno7 
work-que(work-in].channel = channo; 
work-que(work-in].ptype =RES CONFIRM; 
- - !* Put channel into DCE reset ind. state. */ 
(*chans) [linkno][channo].trans state= D3; 
/*-Reset all channel sequence counters. */ 
(*chahs)[linkno](channo).dte_pr = O; 
(*chans) [linkno)(channo].dte ps = o; 
(*chans) [l~nkno)(channo].old:dce_pr = O; 
(*chans) [l~nkno)(channo].old_dce_pr = o; 
. /* Flush any qued buffers on the channel. ,*/ 
buff flush (linkno, channo); 
/* Discard packet if channel alreay in DCE reset 
indication state. */ 
if ((*chans)(linkno](channo].state == P4 && 
(*chans)(linkno](channo].trans state== D3) 
return; 
} 
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I* Go direct to flow control ready state Dl if chan. 
was in DTE reset request state. *I 
if ((*chans) [linkno][channo].state == P4 && 
(*chans)[linkno][channo].trans state== D2) { 
(*chans) [linkno][channo].trans state= Dl;-
return; -
} 
I* Discard if channel in DTE clear request state. *I 
if ((*chans) [linkno][channo].state == P6) 
ret~rn; 
I* Clear channel if in some other state. *I 
chan clear (linkno, channo); 
(*stats[linkno]) .system.state_err++; 
I* DCE has confirmed a reset. If in correct state, go to flow control ready 
state Dl. If in wrong data state, then reset the channel. 
Send a clear if not in data transfer state P4. *I 
reset confirm (linkno, channo) 
int- linkno, channo; 
{ 
} 
I* Check for DTE reset request state D2. *I 
if ((*chans)[linkno][channo].state =~ P4 && 
(*chans)[linkno][channo].trans_state == Dl) { 
} 
I* Clear the reset timer. *I 
(*chans) [linkno][channo].tactive =FALSE; r 
I* Data transfer ready state. *I 
(*chans) [linkno][channo].trans state= Dl; 
return; -
I* Reset channel if in flow control ready state. *I 
if ((*chans) [linkno][channo].state == P4 && 
(*chans) [linkno][channo].trans state== Dl) { 
chan reset (linkno, channo); -
return; 
} 
I* Reset channel if in DCE reset indication state. *I 
if ((*chans) [linkno][channo].state == P4 && 
(*chans) [linkno][channo].trans state== D3) { 
chan reset (linkno, channo) ; -
return; 
} 
I* Discard if channel in DTE clear request state~ *I 
if ((*chans)[linkno][channo].state == P6) 
return; 
. I* Clear channel if in some other state. ~I 
chan clear (linkno, channo); 
(*stats[linkno]).system.state_err++; 
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/* DCE wishes to restart the packet level DTEIDCE interface. If in ready 
state Rl, then do a complete initialization the packet level. 
Send a restart confirmation packet. *I ' 
rest indication (linkno, channo) 
int -linkno, channo; 
{ 
} 
I* Go to ready state 
if ((*stats[linkno]).system.pstate == R2) 





if already in state R2. */ 
{ 
I* Otherwise restart the channel. *I 
sys_restart (linkno); 
I* Add a restart confirm packet to the queue. *I 
work in = (++work in == MAX QUE) ? 0 : work_in; 
work-que(work in]:process =-PAC TRANS; 
work-que(work-in].link = linkno; 
work=que(work-in].channel = channo; 
work_que[work_in].ptype = RESTART_CONFIRM; 
I* Increment the restart counter. *I 
(*stats[linkno]).packet.restarts++; 
I* If in DTE restart request state, then go to state Rl. 
If in other states then there is an error, so do a system 
restart here and send a restart request packet. *I 
restart confirm (linkno, channo) 
int linkno, channo; 
{ 
} 
I* Go to ready state if DTE requested 
the packet level restart. *I 
if ((*stats[linkno]).system.pstate == R2) { 
(*stats[linkno]).system.pstate = Rl; 
return; 
} 
I* Otherwise increment error counter. *I 
(*stats[linkno]).system.state err++; 
I* Put channel into DTE restart indication state. */ 
(*stats[linkno]).system.pstate = R3; 
sys_restart (linkno); 
/* Call a function to do a complete packet 
level re-initialization. *I 
I* Increment the restart counter. *I 
(*stats[linkno]).packet.restarts++; 
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I* This function processes a diagnostics packet, calling a function to 
update the packet level statistics. *I 
diagnostic (linkno, channo, code) 




I* Increment the counter for diagnostic packets. *I 
(*stats[linkno]) .packet.diagnostics++; 
I* Call function to interpret the diagnostic 
code and update the required counter. *I 
diag_decode (linkno, channo, code); 
I************************************************************************* I 
1*********************1 
I* UTILITY FUNCTIONS *I 
1*********************1 
I* Called in the event of a sequence error, this function adds 
a reset request to the work queue for the pac. trans. module. 
It also resets the channel sequence nos. and flushes the queues. *I 
chan reset {linkno, channo) 
int linkno, channo; 
{ 
} 
I* Flush any queued buffers on the channel. *I 
buff_flush (linkno, channo); 
I* Put the channel into reset request state*; 
{*chans)[linkno](channo].trans state= D2; 
7* Reset all channel state variables. *I 
(*chans)(linkno](channo].dte vs = O; 
(*chans) [linkno](channo].dte-vr = O; 
{*chans) [linkno](channo].K =-0; 
(*chans)(linkno][channo].R = o; 
I* Initialize the traffgen flow control counter. *I 
(*chans) [linkno](channo].no qued = O; 
- I* Add a reset request to the work que. *I 
work in = (++work in == MAX QUE) ? 0 : work_in; 
work=que(work_in]~process =-PAC_TRANS; 
work que[work in].link = linkno; 
work-que[work-in].channel = channo; 
work que(work in].ptype = RES_REQUEST; 
· I* Increment the reset counter. *I 
(*stats(linkno]).packet.resets++; 
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I* Called in the event of a invalid packet level state or the 
reception of a invalid packet, _this function adds a clear 
request to the work que for the pac. trans. module. 
It also clears the logical channel and flushes the queues. *I 
chan clear (linkno, channo) 
int linkno, channo; 
{ 
} 
I* Flush any qued buffers on the channel. *I 
buff_flush (linkno, channo); 
I* Initialize the channel sequence nos. *I 
(*chans)[linkno][channo].dte_pr = O; 
{*chans)[linkno](channo].dte_ps = O; 
(*chans}[linkno][channo].old_dce_pr = O; 
{*chans)(linkno](channo].old_dce_ps = o; 
(*chans) [linkno](channo].tactive =FALSE; 
I* Initialize the traffgen flow control counter. */ 
(*chans}(linkno][channo].no qued = O; 
- I* Put the channel into clear request state*/ 
(*chans}[linkno][channo].state = P6; 
(*chans)[linkno](channo].trans state= Dl; 
(*chans)[linkno](channo].dce_rdy =TRUE; 
. I* Add a clear request to the work que. *I 
·work_in = (++work_in == MAX_QUE) ? 0 : work_in; 
work que(work in].process =PAC TRANS; 
work-que[work-in].link = linkno7 
work-que(work-in].channel = channo; 
work que(work in] .ptype = CLR_REQUEST; 





register int i; 
flush all {linkno); 
I* Call operating system to clear all the buffers 
and flush all the transmit work que entries. *I 
I* Re-initialize all the channels' status arrays. */ 
for {i = O; i <= NO CRANS; i++) 
chan_init {linkno; i) ; 
I* Put link into packet level ready state. *I 
(*stats(linkno]).system.pstate = Rl; 
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/* This procedure decodes the diagnostic field in packets and· 
increments the appropriate statistics counter. */ 
diag decode (linkno, channo, code) 




/* Invalid sequence numbers. */ 
if ((code == 1) II (code == 2)) 
(*stats[linkno]).packet.dseq_err++; 
/* Invalid packet levle state. */ 
if ((code>= 16) && (code<= 29)) 
(*stats(linkno]).packet.dstate err++; 
/*-Packet structure problems. */ 
if ( (code >=32) && (code<= 44)) 
(*stats[linkno]).packet.drec err++; 
7* Timer expired. */ 
if ( (code >=4S) && (code<= 52)) 
(*stats[linkno]).packet.d texp++; 
- /* Call set up problems. */ 
if ( (code>= 64) && (code <=6S)) 
(*stats[linkno]).packet.d callprob++; 
/*This function is called on reception of a data, rr or rnr packet and checks 
that the receive sequence number is within the required window of 
(dte_vs - K) < dce_pr <= dte_vs using modS sequencing. 
If correct, then the sequence numbers in the channel control block are 
updated and the function returns true. The flow control mechanism with the 
traffgen module is also updated. */ 
pr_seq_check (linkno, channo, dce_pr) 
int linkno, channo; 
char dce_pr; 
char dte vs; 
char modS dte_vs; 
dte_vs = (*chans)(linkno][channo].dte_vs; 
K = (*chans)[linkno][channo].K 
/* First correct for the mod S sequencing, taking 
the dce_pr as the reference. */ 
modS_dte_vs = (dte_vs < dce_pr) ? (dte_vs + S) : dte_vs; 
/* Check that dce_pr is within the required window.*/ 
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I* If the receive sequence numbers are correct, then 
update the receive state variable. *I 
(*chans}[linkno][channo].dte vr =dee pr; 
(*chans} [linkno][channo].K =-mod8_dte=vs- dce_pr; 
I* Update the traffgenlpacket level flow control 
mechanism. *I 
(*chans) [linkno][channo].no qued =modS dte vs- dce_pr; 
return (TRUE} ; 
I* This function is called after the reception of a data packet and 
checks for a vali~ packet send sequence number (dte_vr = dce_ps}. 
If correct chans 1s updated and the function returns true. *I 
ps_seq_check (linkno, channo, dce_ps} 
int linkno, channo; 
{ 
char dce_ps; 
char dte vr; 
int temp; 
dte vr = (*chans} [linkno][channo].dte vr; 
I* For ps, must check that the packet is the next in the 
sequence. i.e. dce_ps = dte vr. *I ,, 
if (dce_ps != dte vr} { 
(*stats[linkno]}~system.seq_err++; 
return (FALSE) ; 
} 
I* If.the send sequence number is correct, then 
update the receive state variable. *I 
(*chans) [linkno][channo].dte vr = (++dte vr = 8) ? 0 : dte vr; 
I* Update the packet received (but not yet acked.) counter. *I 
(*chans} [linkno][channo].R++; 
return (TRUE) ; 
} 
I* This function is called by the data_packet function after the sequence 
numbers have been checked. It adds an RR packet to the work queue if 
the packet window limit has been reached. *I 
win check (linkno, channo, dce_ps) 




R = (*chans} [linkno][channo].R; 
I* Test if we have reached the window limit. 
i.e. DCE cant transmit another packet until it 
receives an acknowledgement. *I 
} 
PACREC APPENDIX E: 29 
\ 
if ( R == (*chans) [linkno][channo].window) { 
} 
/* Yes, then send an RR packet to the DCE.*/ 
work in = (++work in == MAX QUE) ? o : work in; 
work-que[work in]:process =-PAC TRANS; -
work-que(work-in].link = linkno; 
work-que(work-in].channel = channo; 
work:que(work-in].ptype = RR; 
I************************************************************************** I 
LINKLEV 
/* LINKLEV.C */ 
/***********************************/ 
/* Packet to link level interface. */ 
/***********************************/ 
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/* This program interfaces the WD2511 link level processors to the packet 






/* The main function of the link level interface. It is called regularly by 
systems to monitor activity on the link level. Functions are called to 
serviee the WD devices if, for example, a frame has been received. */ 
link_level() 
{ 
register int linkno; 
char state; 
static long total=1; 
static long idle[2]={0,0}; 
static int prev rnr[2]={0,0}; 
int sro, srl, sr2; 
/* Process both links. */ 
for (linkno = O; linkno < NOLINKS; linkno++) { . 
if (linkno == 0) { 
} 
srO = inp (WD1 + SRO); 
sr1 = inp (WD1 + SR1); 
sr2 = inp (WD1 + SR2); 
else { 
sro = inp (WD2 + SRO); 
sr1 = inp (WD2 + SR1); 
sr2 = inp (WD2 + SR2); 
} 
/* Read in the WD status registers. */ 
/* Update the link state. */ 
(*stats[linkno]).link.lstate = ((sr2 & Ox01) == 0) ? TRUE: FALSE; 
/* Compute link receive activity. */ 
total += 1; 
if ( (sr2 & Ox20) != 0) { 
idle[linkno] += 1; 
/* Calculate % time receiver active. */ 
(*stats[linkno]).link.activity = (100 * (total- idle[linkno])) ;total; 
} 
/* Update the RNR frame count. */ 
if ((sro & Ox01) == O) 
prev rnr[linkno] = FALSE; 
else {-
} 
if (prev rnr[linkno] == FALSE) 
(*stats(linkno]).link.rec rnr++; 
prev _ rnr [ linkno] = TRUE; -
} 
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} 
I* Check if a packet has been received. *I 
while ( ((*rlook[linkno])[rnext[linkno]].state & FRCML) != 0) 
wd rec (linkno); 
I* Check that WD has packets to send. */ 
while ( ((*tlook[linkno])[tnext[linkno]].state & ACKED) != 0 && 
send~in[linkno] != sending[linkno] ) 
wd_send (linkno) ; 
I* Call error stats routine if required. *I 
if ((srl & ERR MSK) !=FALSE) 
l~nkerr (linkno); 
if (linkno == 0) 
outp ( WDl + CRl, SEND); 
else 
outp ( WD2 + CRl, SEND); 
I* Set the SEND bit of the WD processor. *I 
1*****************************************************************-********1 
/**************************** 
* WD2511 service functions * 
****************************I 
I* A packet has been correctly received. This function adds the packet to 
the work que for processing by the PAC REC module. It then updates the 
rlook table, filling in the address of-the next free buffer. 
Thus packets are easily queued for later processing by the packet level. 
Also, messages can easily be transferred to higher software layers simply 




int buffno, address, temp; 
I* Increment the work que pointer. *I 
work in = (++work_in == MAX QUE) ? 0 : work_in; 
I* Add the packet to the work que'. *I 
) I* Fill in the process and linkno. *I 
work_que[work_in].process =PAC REC; 
work_que[work_in].link = (char) linkno; 
I* Fill in the buffer number, stored in two 
spare bytes of the rlook table. *I 
buffno = (*rlook[linkno])[rnext[linkno]].buffer; 
work_que[work_in].buffer = buffno; 
I* Get in the packet length and enter into 
the buffer control structure. *I 
temp= ( ((*rlook[linkno]) [rnext[linkno]].count hi & OxOF) << 8); 
temp+= (*rlook[linkno]) [rnext[linkno]].count lo; 
rcontrol[linkno][buffno].length =temp; -
} 
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/* Now update the rlook table, filling in the address 
of the next free receive buffer. */ 
buffno =buff find (RECEIVE, linkno, 0); 
/* Get the address via the '&' operator. */ 
address= (short) &((*rbuff[linkno]) (buffno].gfi); 
/* Store the address high order byte first.*/ 
(*rlook[linkno])[rnext[linkno]].sadr lo =(char) address; 
(*rlook[linkno])[rnext[linkno]].sadr-hi =(char) (address>> 8); 
. /* Also store in the buffer number. */ 
(*rlo~k[linkno])[rnext[linkno]].buffer ~ buffno; 
J • 
/* Declare the segment as ready to receive.*/ 
(*rlook[linkno])[rnext[linkno]].state = RECRDY; 
/* Finally, increment the receive table pointer to 
point to the next expected receive packet. */ 
rnext[linkno] = (++rnext[linkno] == 8) ? 0 : rnext[linkno]; 
/* Update the packet receive counter. */ 
(*stats[linkno]).packet.pac rec++; 
/* When ready to be transmitted, the send flag of a buffer is set true and 
the buffer is added to the send que. This function takes a buffer from 




int buffno, length, address; 
/* First free the acked.buffer. */ 
buffno = (*tlook[linkno]) (tnext[linkno]].buffer; 
buff_free (TRANSMIT, linkno, buffno); 
/* Point to the next buffer to be sent. */ 
sending[linkno] = (++sending[linkno] ==NO TRAN BUFFS) ? 0 :sending(linkno]; 
/* Get in the buffer number from send que. */ 
buffno = send_que[linkno][sending[linkno]]; 
/* Check that buffer still to be sent. 
(ie. check that it has not been flushed)*/ 
if (tcontrol[linkno](buffno].send ==FALSE) { 
buff_free (TRANSMIT, linkno, buffno); 
return; 
} 
/* Fill buffer number into the tlook table.*/ 
(*tlook(linkno])(tnext[linkno]].buffer = buffno; 
/* Get the packet length from the buffer 
control structure. */ 
length= tcontrol[linkno](buffno].length; 
/* Fill it in, high order byte first. */ 
(*tlook[linkno])[tnext[linkno]].count lo =(char) length; 
(*tlook[linkno])[tnext[linkno]].count=hi =(char) (length>> 8); 
} 
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I* Get buffer address via the & operator. *I 
address= (short) &((*tbuff[linkno])(buffno].gfi); 
· I* Fill the buffer address into the tlook 
table high order byte first. *I 
(*tlook[linkno]) [tnext[linkno]].sadr_lo = (char) address; 
(*tlook(linkno]) (tnext[linkno]].sadr hi= (char) (address>> 8); 
I* Clear the ACKED bit and set the BRDY bit 
i.e. buffer is ready to be sent •' *I 
(*tlo~k[linkno]) [tnext[linkno]].state = BRDY; 
I* Increment the transmit table pointer 
(point to next buffer to be acked). *I 
tnext[linkno] = (++tnext[linkno] == 8) ? 0 : tnext[linkno]; 
I* Increment packet send counter. *I 
(*stats[linkno]).packet.pac_sent++; 
I* Update the byte transmit total, with 6 bytes for 
frame fields (flags, address, control and FCS). 
Link control frames (eg. RR) are approximated as 
1 byte per packet sent. *I 
length= tcontrol[linkno][buffno].length; 
(*stats(linkno]).link.byte tot+= length+ 6 + l; 
' -
I* This function reads in the cause of the errorlevent from 




char errval, value; 
if (linkno == O) 
errval = inp (WDl + ERO); 
else 
errval = inp (WD2 + ERO) ; 
switch ( (int) errval) { 
case Ox02: 
case Ox04: 
I* Read in the event code. *I 
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/* Update the WD2511 error counters, resetting the 
WD error table .when finished. */ 
(*stats[linkno]).link.fcs_err += (*wd_err[linkno]).fcs_err; 
(*wd err[linkno]) .fcs err= O; 
(*sta~s[linkno]).link:-shortf += (*wd_err[linkno]).sframes; 
(*wd err[linkno]).sframes = 0; 
(*stats[linkno]).link.tl timeout+= (*wd_err[linkno]).tl_out; 
(*wd_err[linkno]).tl_out-= O; 
(*stats[linkno]).link.rej rec += (*wd_err[linkno]).rej_rec; 
(*wd err[linkno]).rej rec-= 0; 
(*stats[linkno]).link:-rej trans+= (*wd_err[linkno]).rej_trans; 
(*wd_err[linkno]).rej_trans = o; 
}**************************************************************************/ 
/************************* 
* WD25ll initialization * 
*************************/ 
/* This function sets up the transmit and receive buffer tables of the WD 
devices. The error counters and frame queue pointers are initialized. */ 
wd_table() 
{ 
register linkno, segno; 
int buffno, address; 
/* Loop round setting up all tables. */ 
for (linkno = o; linkno < NOLINKS; linkno++) { 
for (segno = O; segno < 8; segno++) { 
/* First set up the receive table. */ 
/* Get in a free buffer. */ 
buffno =buff find (RECEIVE, linkno, O); 
I* Calculate it's address via & operator. */ 
address= (short) &((*rbuff[linkno]) (buffno].gfi); 
/* Store the address. */ 
(*rlook[linkno]) [segno].sadr lo = (char) address; 
(*rlook(linkno])[segno].sadr-hi =(char) (address>> 8); 
/*-Also store the buffer number in table. */ 
(*rlook[linkno])(segno].buffer = buffno; 
/* Declare segment as ready to receive. */ 
(*rlook[linkno]) [segno].state = RECRDY; 
} 
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I* Set up the transmit table. *I 
} 
} 
I* We just set all acked bits (in order to 
avoid the 0- 0 state). *I 
(*tlook[linkno])[segno].state = ACKED; 
I* Fill in buffno as WD will free these buffers. */ 
buffno =buff find (TRANSMIT, linkno, O); 
( *tlook [ linkno] ) [ segno ]. buffer = buffno; · 
I* Initialize the error table. *I 
for (linkno .= O; linkno < NOLINKS; linkno++) { 
(*wd err[linkno]).fcs err= O; 
(*wd-err[linkno]).sframes = O; 
(*wd-err[linkno]).tl out= o; 
(*wd-err[linkno]).re] rec = O; 
(*wd=err[linkno]).rej=trans = O; 
} 
I* Initialize the frame queue pointers. *I 
for {linkno = o; linkno < NOLINKS; linkno++) 
send in[linkno] = sending[linkno] = O; 
/* This function programs the registers of the link level processors and 






outp ( WD1 + 
outp ( WDl + 
CRO ' LDOWN); 
CR1 ' 
CR1_DEF) ; 
outp ( WD1 + TlREG , LINK_T1); 
I* First set up link processor 1. *I 
I* Disconnect the link. *I 
I* MDISC bit of CRO set. *I 
I* Program control register 1. 
I* Set up the link timer and counter. 
outp ( WD1 + N2T1 , LINK_N2T1); 
*I 
*I 
I* Set up the link level A field. *I 
outp ( WD1 + XMT COMM , LINK A1) ; 
if ((*master[O]):lback ==TRUE) 
outp ( WD1 + XMT RESP, LINK_A1); 
else 
outp ( WD1 + XMT_RESP, LINK_A2); 
I* Tell the link processor the address of the memory look up 
tables, first casting the 32 address to 16 bits. *I 
address = (short) WD1TAB_ADDRESS; 
I* Now store the address. *I 
outp { WD1 + TLOOK LO, {char) address); 
outp ( WD1 + TLOOK-HI, (char) (address>> 8) ); 
I* Set the maximum buffer size. *I 
outp ( WDl +SIZE REG, WD_BSIZE); 
} 
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/* Initialize the segment pointers.*/ 
rnext[O] = 0; 
tnext[O] = 0; 
I* Program the first control register and set up the link. */ 
outp ( WD1 + CRO , CRO_DEF); 
/* Wait until the link is up. */ 
1) != 0) { while ((inp(WD1 + SR2) & 
temp= inp(WD1 + SR1); 
for· (i = o; i < 1000; 
t~mp = 0; 
} 
if (NOLINKS -- 1) 
return; 
i++) 
outp ( WD2 + CRO, LDOWN); 
outp ( WD2 + CR1 I CR1_DEF); 
/* Now s.et up link processor 2. *I 
/* Disconnect the link. */ 
/* MDISC bit of CRO set. */ 
/* Control register 1. *I 
/* Set up the link level timer and counter.*/ 
outp ( WD2 + T1REG I LINK_Tl); 
outp ( WD2 + N2T1 I LINK_N2T1); 
outp ( WD2 + XMT COMM 1 LINK A1); 
if ((*master[1]).lback ==TRUE) 
outp · ( WD2 + XMT RESP 1 LINK_A1) ; 
else 
outp ( WD2 + XMT_RESP, LINK_A2); 
/* Set up the link level A field. *I 
' 
/* Tell the link processor the address of the memory look up 
tables, first casting the 32 address to 16 bits. */ 
address = (short) WD2TAB_ADDRESS; 
outp ( 
outp ( 
/* Now store the address. */ 
WD2 + TLOOK LO, (char) address); 
WD2 + TLOOK-HI, (char) (address>> 8) ); 
/* Set the maximum buffer size. */ 
outp ( WD2 + SIZE REG , WD_BSIZE) ; 
rnext[1] = 0; 
tnext[1] = 0; 
/* Initialize the segment pointers.~/ 
/* Program the first control register and set up the link. */ 
outp ( WD2 + CRO 1 CRO_DEF); 
while ((inp(WD2 + SR2) & 
temp = inp (WD2 + SR1); 
for (i = O; i < 1000; 
temp = 0; 
} 
/* Wait until the link is up. */ 
1) != 0) { 
i++) 
I************************************************************************** I 
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SOFTWARE NOTES 
F.1 Program compiling: 
The traffic generator programs are compiled and linked by means 
of the COMPILE batch file. Programs should be compiled on an 
IBM PC or compatible, equiped with a hard disk drive, using 
, 
Microsoft C version 3. o or higher. Compiler options used are 
noted as remarks in the batch file listing. The Microsoft link 
utility is used to link the object files into the required 
executible ones (X25TG and CARD) • Note that the ;co option 
should be selected if the Codeview debugger is to be used. 
The COMPILE.BAT listing follows: 
(For more det;ails on compiling and linking refer to the 






echo This command file compiles and links all the traffic generator progs. 
echo (Will take about 15 mins.) update: 18/10/86. 
echo . 
rem To run programs on the PC's 8088 processor instead of the X.25 card's, 
rem set the TESTING constant true (first page of constant definitions in 
rem the SYSTEM.CON include file). 
rem Commands for Microsoft C verion 3.0 or higher. 
rem (Assumes programs compiled on a PC equiped with a hard disk drive.) 
rem Compiler options used are the following: 
rem Ze Enable the FAR keyword. 
rem Zi Allows the codeview debugger to be run. 
rem Zp Packs the data structures. 
rem Gs Removes stack probes for fastest execution. 
rem ot Compile for optomized code execution time. 
rem For testing, ommit Gs and use the Od option to disable optiomization. 
rem (Zi option. only available on c compiler version 4.) 
rem Program may also be individually compiled using the MSC command. 
SOFTWARE 
echo Compiling X25TG 
MSC /Ze /Zi /Zp /Od X25TG.C; 
IF ERRORLEVEL 2 GOTO EXIT 
echo Compiling SYSTEMS 
MSC /Ze /Zi /Zp /Od SYSTEMS.C; 
IF ERRORLEVEL 2 GOTO EXIT 
echo Compiling TRAFFGEN 
MSC /Ze /Zi /Zp /Od TRAFFGEN.C; 
IF ERRORLEVEL 2 GOTO EXIT 
echo Compiling PACREC 
MSC /Ze /Zi /Zp /Od PACREC.C; 
IF ERRORLEVEL 2 GOTO EXIT 
echo Compiling PACTRANS 
MSC /Ze /Zi /Zp /Od PACTRANS.C; 
IF ERRORLEVEL 2 GOTO EXIT 
echo Compiling LINKLEV 
MSC /Ze /Zi /Zp /Od LINKLEV.C; 
IF ERRORLEVEL 2 GOTO EXIT 
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. I 
rem If all successfully compiled, then link the object modules. 
rem The following library modules will be required (small memory model): 
rem EM.LIB, SLIBC.LIB, SLIBFP.LIB 
rem The following include files are required: 
rem STDIO.H, CONIO.H, TIME.H 
rem Two different link options. The first two link commands produce two 
rem separate programs, one for the PC (X25TG) and one for the card (CARD). 
rem The third command line, used in testing, produces a single program 
rem X25TG. The CO option allows the.codeview debugger to be used. 
rem LINK X25TG; 
rem LINK SYSTEMS+TRAFFGEN+PACREC+PACTRANS+LINKLEV, CARD; 
LINK X25TG+SYSTEMS+TRAFFGEN+PACREC+PACTRANS+LINKLEV, I I /CO 
goto END 
:EXIT 
echo Compilation failed. 
:END 
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F.2 Program loading and TG.BAT 
The TG batch file loads the traffic generator programs and 
passes control to X25TG. It contains all the hardware 
configuration information, passing the configuration parameters 
to X25TG on startup. Note that two loading options are 
availabe, with the unused commands being commented out. 
The TG.BAT listing follows: 
J 






echo *** Loading traffic generator programs. 
echo * 
rem Use DOS debug utility to load traffic gen. programs onto the cards. 
rem The startup file contains the required instructions and addresses. 
rem Programs are loaded into memory and copied to the X.25 cards installed. 
rem The startup routine for the card's 8088 is also loaded. 
rem debug < STARTUP.TXT > NULL 
~em When running programs on the PC's 8088, halt the card's 8088 processor. 
debug < CPUSTOP.TXT > NULL 
rem Now load control program, passing it the configuration variables. 
rem (Load the codeview debugger first if required.) 
rem cv X25TG 1 5 o 
X25TG l 5 0 
rem First parameter passed is defined as follows: 
rem 0 : traffic generator connected to DCE. 
rem 1 : system configured for loop back testing. 
rem The following digits consist of a list of address block numbers followed 
·rem by a list of I/O bank nos. (one pair per card installed). 
rem Address block nos. are the memory bank numbers (in 64k units) of the 
rem card's program block. e.g. 4 means programs will be loaded into the 
rem the fifth 64k block in the PC's memory map. 
rem I/O bank nos. (from o to 5) select which of the six I/O locations is 
rem selected by the card's jumper setting (J6). 
rem cls 
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F.2.1 Startup text files: 
The TG command file uses the debug utility to perform the 
necessary program loading. The debug utility gets its commands 
from either the "cpustop" or "startup" text files. If programs 
are being run on the PC's 8088 processor, then the cpustop file 
should be used. The installed X.25 card will then be reset (by 
reading from I/O port 220 hex), a halt instruction loaded into 
memory and the card enabled. The card's 8088 will execute the 
halt instruction and stop (otherwise it could corrupt the 
memory). If using the card's processor, then the "startup" file 
is used to load the traffic generator programs and a short 
startup routine into memory. 
X.25 TRAFFIC GENERATOR 
Welcome to the X.25 traffic generator on the IBM PC. 
One X.25 card installed. 
Configured for loop back testing (DTE to DTE). 
Number of logical channels 
Number data pacs per call 
Average call length 
Interval between calls 




Hit C to alter default test configuration, any other key to start > 
System initialization, please wait ... 
Fig G.l The introductory display. 
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F.3 Program running: 
Having compiled and linked the traffic generator programs and 
edited TG. BAT for the required hardware configuration, the 
programs may be run by simply typing TG. The introductory 
display should appear, . asking if the user wishes to configure 
the traffic generator (see fig F.l). If the program fails, 
check that the ANSI. SYS device driver is included in the DOS 
CONFIG.SYS file (refer to DOS manual). 
Once started, the program is menu driven with the user hitting a 
key to view the required display (see fig F.2). Hitting an 
invalid key results in the main screen being displayed, while 
hitting "x" returns the user to DOS. 
B> 
PACKET LEVEL DISPLAY: 
ACTIVITY: 
Total packets received 
Total packets sent 
Number active chan~els 
PACKETS RECEIVED: 
Number of DCE clears 
Number of reset packets 
Number of restarts 
STATE: 
No congestion clears 
No diagnostics packets 
Timer expiry counter 





















Display options: S: system, P: packet level, L: link level 
C: configuration, X: exit, other: main ... > 
Fig G.2 The packet level display. 
SOFTWARE 
Thesis terms of reference. 
STUART ASPIN 
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DEPUTY DIHECTOR 
Sll,PONET ( 3C2 3A) 
PRIVATE BAG X74 
PRETORIA 
20 AUGUST 1984 
In reply to'your letter dated 8 Ausust 1984. 
Yes we very definitely require some way of exercising our 
packet-switching processors with relatively high volumes of 
traffic. The processors we wish· to observe under heavy traffic 
load conditions have a thruput ranging from 300Kbps to 500Kbps. 
The exerciser would therefore have to generate at least 250Kbps 
so that one could be used on the 300Kbps processors and two on 
the 500Kbps processors. This thruput can be achieved using four 
64Kbps links from the 'exerciser'. 
It is not particularly important what sort of packets are sent 
at level 3. It is, however, required that each link maintain at 
least 6 channels and that twelve calls b~ established 
every 30 seconds within the same 1 second interval and then 
disconnect after 25 seconds. This process is to be re?eated 
for the duration of the exercise. 
The exerciser must report the following information at level 2. 
(a) Total number of frames sent and received; 
(b) Total number of bad FCSs received from the network; 
(c) Total number of REJECT frames received from the network; 
(d) Total number of aborted frames from network. 
It is suggested that the 6 channels on one link are connected to 
the 6 channels on the second link, similarly for the third and 
fourth links. 
Level 3 information to be reported should be: 
(a) Total number of data pack~ts sent per link; 
(b) Total number of calls set up per link; 
(c) Total number of calls cleared by the network. 
These are the brief guidelines for the 'exerciser'. If you have 
any other specific queries you can direct them either to myself 
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Addendum to WD2511 Data Sheet 
February 15, 1985 
The purpose of this Technical Memo is to facilitate your design 
using the· WD2511A.This supercedes all previous Technical Memos 
(specifically 174 and 189). The user interface of the WD2511 and 
the WD2511A has not been changed. Therefore, the WD2511A will be 
replacing the WD2511 in the near future. 
We expect to offer the WD2511A in a 68 pin Ceramic chip carrier, 
suitable for surface mounting. 
Please note the following deviations between the WD2511A and the 
published specifications. We are planning an update to the data 
book in mid-85. 
1. The maximum time for TDAB and TDMW is 125 nanoseconds; the 
minimum time for TBRD is 350 ns. The value of CLK must be 
2.0 MHZ +/- 1%. 
2. The transmit buffer chaining feature is limited to 
transmission speeds of 100 Kbps or less. Receive chaining, 
however, does work across the full speed range of the part. 
3. The value of the receiver chain address pointer must be 
greater than OOFF (HEX). Values of 0000 through OOFF are 
treated as if no buffer is available. 
4. When using the 2511A internal loopback mode, CR07 and CR04 
should should be set. Furthermore, CTS no longer has to 
be externally strapped. 
5. When reading SRl to clear an interrupt, reread the- register 
(OR'ing the values of each read) until SR17, SR16 and SR15 
are all clear. Remember to read ERO each time SR15 (ERROR} 
is found to be set. 
When reading the other values in one of· the status 
registers, read the value until the results of two 






APPENDIX F: 8 
6. It is suggested that the host implement a timer when 
presenting buffers to the chip for transmitting so that if 
an acknowledgement is overdue, · the SEND bit can be set 
again, or the link reset. 
7. The .2511A does not expect to receive an unsolicited RR 
response to clear a remote busy condition: therefore, it 
polls for the status of the remote station at Tl intervals. 
Conversely the 2511A does not send an unsolicited RR 
response when its local busy condition clears. It expects 
the remote station to poll for its status. If this causes a 
problem, the user can build an RR response and send it using 
transparent mode. 
8. The self test feature of the 2511A still exists, but is 
subject to removal in future revisions. 
9. If the 2511A receives a DISC after sending 
responds UA in order to comply with an 
specification. 
a SABM, it 
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10. There must be at least 500 ns between the rising edge of 
DACK to the next falling edge of DACK. 
11. Changes to CR07 and CR04 must be done while the chip is in 
the disconnected state (i.e. CR07=MDISC=l.) 
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